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Abstract 
This thesis gives an overview of the emerging FACTS iechnology with emphasis on 
the STATCOM, SSSC and UPFC controllen. The basic operating principles of the 
controllers are explained in this thesis, together with the main circuit configurations. 
fûnctions and genenl control strategies. The thesis proposes and describes transient 
stability and power flow models of the STATCOM, SSSC and UPFC. The proposed 
models accurately represents behavior of the controllers in quasi steady state operating 
conditions, and are adequate for transient and steady state analyses of power systems. 
The models are validated with the help of the Eiectromagnetic Transient Program 
(EMTP), where detailed models of the controllers are implemented and compared to the 
suggested stability models. Also, a cornparison of different control strategies for the 
UPFC is given. together with a novel, efficient and simple controls for this controllrr. A 
realistic 1 1-bus power system is used throughout the thesis to validate proposed models 
and compare different control strategies. The controllers are simulated under different 
operating conditions using both. the detailed and "reduced, models. 
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Chapter 1. 
INTRODUCTION 
1.1 Ceneral Introduction 
In today's highly complex and interco~ected power systems, sometimes made of 
thousands of buses and hundreds of generators, there is a great need to improve electric 
power utilization while still maintaining reliability and security. Available power 
generation. usually not situated near a growing load center, is subject to regulatory 
policies and environmental issues. In order to meet the ever-growing power demand. 
utilities pre fer to rel y on alread y existing generation and po wer expodimport 
arrangements instead of building new transmission lines that are subject to 
environmental and regulatory policies. On the other hand, power flows in some of the 
transmission lines are well below their thermal limits, while certain lines are overloaded, 
which has as an overall effect of detenorating voltage profiles and decreasing system 
stability and security. In addition, existing traditional transmission facilities. in most 
cases, are not designed to handle the control requirements of complex. highly 
interconnected power systems. This overall situation requires the review of traditional 
transmission methods and practices, and the creation of new concepts which would 
allow the use of existing generation and transmission lines up to their full capabilities 
without reduction in system stability and security. Another reason that is forcing the 
review of traditional transmission methods is the tendency of modem power systems to 
follow the changes in today's global economy that are leading to deregulation of 
electrical power markets in order to stimulate cornpetition between utilities. 
1.1.1 Flexible AC Transmission 
Power Eiow is a function of transmission line impedance. the magnitude of the 
sending and receiving end voltages. and the phase angle between the voltages. By 
controlling one or a combination of the power flow arguments, it is possible to control 
the active, as well as the reactive power flow in the transmission line. 
In the past, power systems were simple and designed to be self-sufficient. Active 
power exchange of nearby power systems was rare as ac transmission systems cannot be 
controlled fast enough to handle dynamic changes in the system and, therefore. dynamic 
problems were usually solved by having generous stability margins so that the system 
could recover from anticipated operating contingencies. 
Today. it is possible to increase the system loadability and hence security by using a 
number of different approaches. It is a usuai practice in power systems to install shunt 
capaciton to support the system voltages at satisfactory levels. Series capacitors are 
used to reduce transmission line reactance and thereby increase power transfer 
capability of lines. Phase shifting transfomers are applied to control power flows in 
transmission lines by introducing an additional phase shifi between the sending and 
receiving end voltages. 
In past days, al1 these devices were controlled rnechanically and were. therefore, 
relatively slow. They are very useful in a steady state operation of power systems but 
from a dynamical point of view, their time response is too slow to effectively damp 
transient oscillations. If mechanically controlled systems were made to respond faster, 
power system security would be significantly improved, allowing the full utilization of 
system capability while maintaining adequate levels of stability. This concept and 
advances in the field of power electronics led to a new approach introduced by the 
Electric Power Research Institute (EPRI) in the late 1980. Called Flexible AC 
Transmission Systems or simply FACTS, it was an answer to a cal1 for a more efficient 
use of already existing resources in present power systems while maintaining and even 
improving power system security. In [ I l ,  the authors introduced this new concept. 
initiating a new direction in power system research. 
1.2 Basic Principles of Active and Reactive Power Flow Control 
Active (real) and reactive power in a transmission line depend on the voltage 
magnitudes and phase angles at the sending and receiving ends as well as line impedance. 
To facilitate the understanding of the basic issues in power flow control and to introduce 
the basic ideas behind VSC-based FACTS controllers, the simple mode1 given in [XI and 
s h o w  in Figure 1 .l(a) is used. The sending and receiving end voltages are assumed to 
be fixed and can be interpreted as points in large power systems where voltages are 
"stiff'. The sending and receiving ends are connected by an equivalent reactance. 
assurning that the resistance of high voltage transmission lines is very small. The 
receiving end is modeled as an infinite bus with a fixed angle of 0'. 
Figure 1.1 - (a) Mode1 for calculation of real and reactive power flow 
(b) Power angle cttrve for (a) 
Cornplex, active and reactive power flows in this transmission system are defined. 
respectively. as follows: 
Similarly. for the sending end: 
Vs V~ sin 6 = Pm, sin 6 
ps = X 
v,' - v, v, cos 8 
Qs = X 
where Vs and VR are the magnitudes (in R M S  values) of sending and receiving end 
voltages, respectiveiy, while 6 is the phase-shifi between sending and receiving end 
voltages. 
The equations for sending and receiving active power flows, Ps and PR, are equal 
because the system is assumed to be a lossless system. As it cm be seen in Figure 
1 . l  .(b), the maximum active power transfer occurs, for the given system, at a power or 
load angle 6 equal to 90'. Maximum power occurs at a different angle if the transmission 
losses are included. The system is stable or unstable depending on whether the derivative 
dPId6 is positive or negative. The steady state limit is reached when the derivative is 
zero. 
In practice. a transmission system is never allowed to operate close to its steady state 
limit, as certain margin must be left in power transfer in order for the system to be able to 
handle disturbances such as load changes, faults, and switching operations. As c m  be 
seen in Figure l.l(b), the intersection between a load line representing sending end 
mechanicd (turbine) power and the electric load demand line defines the steady state 
value of 6; a small increase in mechanical power at the sending end increases the angle. 
For an angle above 90°, increased demand results in less power transfer, which 
accelerates the generator, and Funher increases the angle, making the system unstable: on 
the lefi side intersection, however, the increased angle 6 increases the electric power to 
match the increased mechanical power. In determining an appropriate margin for the 
load angle 6, the concepts of dynarnic or small signal stability and transient or large 
signal stability are oHen used. By the IEEE definition, dynarnic stability is the ability of 
the power system to maintain synchronism under small disturbance. whereas transirnt 
stability is the ability of a power system to maintain synchronism when subjected to a 
severe transient disturbance such as a fault or loss of generation [27]. Typical power 
tmsfers correspond to power angles below 30'; to ensure steady state rotor angle 
stability, the angles across the transmission system are usually kept below 45' [ X I .  
Closer inspection of equations (1.2) and ( 1.4) shows that the real or active power 
transfer depends mainly on the power angle; inspection of equations (1  3 )  and (1.5) 
shows that the reactive power requirements of the sending and receiving ends are 
excessive at high angles and high power transfers. It is also possible to conclude that 
reactive power transfer depends mainly on voltage magnitudes, with flows from the 
highest voltage to the lowest voltage, while the direction of active power flows depends 
on the sign of the power angle. 
Equations (1 2) to (1.5) show that the power flow in the transmission line depends on 
the transmission line reactance, the magnitudes of sending and receiving end voltages and 
the phase angle between the voltages. The concepts behind FACTS controllers is to 
enable control of these parameten in real-time and. thus, Vary the transmitted power 
according to system conditions. The ability to control power rapidly. within 
appropriately defined boundaries. can increase transient and dynarnic stability, as well as 
the damping of the system. For example. an increase or decrease of the value of 
transmission line reactance X. as can be seen from equations (1 2)  and ( 1  -4). increases or 
decreases the value of maximum power uansfer Pm,. For a given power flow, a change 
of X also changes the angle between the two ends. Reguiating the magnitudes of sending 
and receiving ends voltages, Vs and VR, respectively, c m  also control power flow in a 
transmission line. However, these values are subject to tight control due to load 
requirements that limit the voltage variations to a range between 0.95 and 1 .O5 p.u., and 
hence cannot influence the power flows in a desired range. From the equations of 
reactive power flow, (1.3) and (1 S), it cm be concluded that the regdation of voltage 
magnitude has much more influence over the reactive power flow than the active power 
flow. 
Of the FACTS controllers of interest here. the STATCOM has the ability to 
increasekiecrease the terminal voltage magnitude and, consequently, to increase/decrease 
power flows in the transmission line. The SSSC controls power flow by changing the 
series reactance of the line, whereas the UPFC can control al1 these parameters 
simultaneously, i.e., the terminal voltage magnitude, the reactance of the transmission 
line and the phase angle between the sending and receiving end voltages. 
It was shown that FACTS controllers can be used to control steady state active and 
reactive power flow, but it should bc also noted that these fast controllers could have 
pronounced, positive impact on transient and dynamic conditions in a power system if 
designed properly. By appropriateiy using these FACTS controllers, it is possible to, for 
example. increase damping in power system. In [BI, damping of power oscillations. 
caused by a nearby fault, is achieved by using feedback control to efficiently modulate 
active power flow on the transmission line through a UPFC. It is documented fact that 
the core of voltage instability is lack of reactive power support in a power system [26]; 
the STATCOM has the ability to control reactive power absorptiodgeneration, and since 
its time response is very fast, sometimes even less than one cycle. it can be used to 
effectively prevent this problem. 
1.2.1 Thyristor-Based FACTS Con trollers 
Developments in the field of high voltage power electronics have made possible the 
practical realization of FACTS controllers. By the 1970s, the voltage and cunent rating 
of GTOs had been increased significantly making them suitable for applications in high 
voltage power systems [2]. This made construction of modem Static Var Cornpensators 
(SVCs), Thyristor Controlled Series Capacitors (TCSCs), Thyristor Controlled Phase 
Angle Regulaton (TCPARS), and many other FACTS controllers possible. A 
fundamental feature of the thyristor based switching controllers is that the speed of 
response of passive power system components such as a capacitor or a reactor is 
enhanced, but their compensation capacity is still solely determined by the size of the 
reactive component. For example, a SVC requires fully rated reactoo and capacitors to 
absorb or generate reactive power, and a thyristor based electronic circuit rated for the 
sum of the maximum inductive and capacitive currents and voltages to control voltage 
magnitude in a power system. This arrangement bas speeded up the response of the 
controller to approximately 1 cycle but the SVC still shows behavior similar to that 
s h o w  by mechanically switched capacitor and reactor banks. as the reactive power 
generation changes with the change of the line voltage [3,4, 51. 
Senes capacitors are c o ~ e c t e d  in senes with transmission lines to compensate for 
the inductive reactance of the line, increasing the maximum transmittable power and 
reducing the effective reactive power loss. Power transfer control c m  be done 
continuously and rather fast using, for example, the Thyristor Controlled Series 
Capacitors (TCSCs), making it very useful to dynamically control power oscillations in 
power systems [6]. However, the problem with these devices is that that it can forrn a 
series resonant circuit in series with the reactance of the transmission line, thus limiting 
the rating of the TCSC to a range of 20 to 70 % the line reactance. It has been also 
noted that since the line current is a function of the impedance and phase angle. the 
compensating voltage is also a function of these parameters. making the reactive power 
demand of the transmission line a direct function of the rransmitted active power. 
The TCPAR is used to control the power flow in a transmission line by controlling 
the magnitude of the injected voltage component in quadrature to the line current and 
ihus control the phase angle between the sending and receiving end voltages. It  is made 
up of two thyristor-controlled tap-changing transformers, resulting in high series 
impedance. A consequence of this relatively high impedance is that a TCPAR can 
consume significant arnounts of reactive power at high power transfer levels; hence. a 
large power source must be located close to this device to insure adequate voltage 
regulation during contingencies. Although the use of thyristor switches can increase the 
speed of the TCPAR, the inherent high reactance of TCPAR can be a significant 
problem. Considering this issue. it is not surprising that the phase angle regulators have 
k e n  infrequently used in power systems, even though they provide the system operator 
with certain degree of control over transmission line flows, which cannot be matched by 
any other existing device [7, 8,9]. 
1 J.2 GTO-Based FACTS 
A normal thyristor, which is basically a one-way switch, can block high voltages in 
the off-state and cany large currents in the on-state with only small on-state voltage 
drop [IO]. The thyristor, having no current interruption capability, changes from on- 
staie to off-state when the current drops below the holding current and, therefore, has a 
serious deficiency that prevents its use in switched mode applications. With the 
development of the high voltage, high current Gate Turn-Off thyristors (GTOs), it 
becarne possible to overcome this deficiency. Like the normal thyristor, a gate current 
pulse cm turn on the GTO thyristor, whilr to tum it off, a negative gate-cathode voltage 
can be applied at any time. This feature and the irnproved ratings of GTOs made 
possible the use of Voltage-Sourced Converters (VSC) in power system applications 
[i il* 
Voltage-sourced converters employ converters with GTOs or other tum-off devicrs. 
diodes and a dc capacitor to generate a synchronous voltage of fundamental frequency 
and controllable magnitude and phase angle. if a VSC is connected to the transmission 
system via a shunt transformer, it can generate or absorb reactive power from the bus to 
which it is connected. Such a controller is called Synchronous Static Compensator or 
STATCOM and is used for voltage control in transmission systems [12]. The major 
advantage of a STATCOM, as compared to a SVC. is its reduced size, sometimes even 
to less than 50 %, and a potential cost reduction achieved from the elirnination of 
capacitor and reactor banks as well as other passive components required by the SVC. 
Because of its smaller size, the STATCOM can be placed in large metropolitan areas 
where space is at a premium [13. 141. For example, the complete STATCOM system 
installed at the Tennessee Valley Authority (TVA) Sullivan Substation is housed in one 
building of 27.4 m x 14.6 m; al1 of the related STATCOM equipment is located indoors. 
while the main transformer that connects the STATCOM to the transmission system is 
located outdoon [15]. 
If a VSC is ernployed as a series device by connecting it to the transmission line via 
a series transformer. it is called a Static Synchronous Series Cornpensator or simply 
SSSC. This controller c m  also generate or absorb reactive power from the line to which 
is c o ~ e c t e d  and in that way change the series impedance of the line. It is convenient to 
think of the SSSC as being comparable to a continuously variable series capacitor or 
inductor. and, therefore. can be used to control the power flow in the transmission line 
[l6,17]. 
A Unified Power Flow Controller (UPFC) can control transmission line impedance. 
voltage and phase angle. It has the capability of controlling with two-degrees of 
freedorn. i.e. it can control inverter output voltage magnitude and phase angle and only 
the current rating of the device limits its output capabilities. This new device offers 
utilities the ability to control voltage magnitude in the system, control power flows. both 
steady-state and dynamic. on predefined comdors, allowing secure loading of 
transmission lines up to their full thermal capability [18. 19. 20. 2 11. A summary of 
different FACTS controllers is given in Table 1.1 
Table 1.1 - Summary cf Dtfferent FA CTS Controllers 
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A cornparison of a VSC approach with the more conventional compensation method 
of employing thyristor switched capacitors and reacton shows the VSC's superior 
performance. The VSC's approach has a versatile applicability. smaller physical size. 
and cm employ both reactive and real power compensation to counteract dynarnic 
disturbance. It should be also mentioned that the VSC's compensation is independent of 
transmission system conditions. and that the real and reactive power of the transmission 
system cm be controlled independently. Reference [18] provides an extensive discussion 
of VSC-based FACTS controllers. particularly of the UPFC. A comparison of the UPFC 
with more conventional but related power flow controllers, such as TCSC and TCPAR, 
can be found in [ 1 91. 
1.3 Shunt Reactive Power Compensation 
Fixed or mechanically switched capacitors and reactors together with synchronous 
compensator have long been employed to increase steady state power transmission by 
controlling the voltage profile dong the transmission lines. It has been demonstrated in 
15, 13, 431 that both the transient and steady state stability (i.e., first swing stability and 
damping) of a power system can be enhanced if the compensation device c m  react 
quickly by using solid-state, thyristor switches and electronic control. 
1.3.1 Static Var Compensator (SVC) 
Advances in high power thyristor technology and electronics circuiüy have 
prompted the development of controllable static var sources, ofien called var generators. 
Static Var Compensators or SVCs were developed in the iate 1960s to provide fast. 
continuous or step like voltage control for large, fluctuating industrial loads. such as 
electric arc fumace [5]. They are primarily used to rapidly control voltage at a wcak 
point in power transmission and large industrial networks. A controller regulating the ac 
system voltage with respect to a reference voltage with some droop characteristic varies 
the SVC current and reactive power. The droop value is selected according to the desired 
sharing of reactive power generation among various sources, as well as other needs of the 
system such as providing for an adequate margin for transient voltage stability. 
Thus. a SVC presents a steady state and dynamic voltage-current characteristic as 
shown in Figure 1.2. The active control range of Figure 1.2 clearly defines the SVC 
operating range. showing the unfavorable characteristic of losing reactive support with 
decreasing terminal voltage in the capacitive range. The conventional SVC has no means 
to transiently increase its var generation since the value of its maximum capacitance and 
the magnitude of the ac system voltage strictly determine the maximum capacitive 
current it can draw. The SVC has an increased transient rating in the inductive region 
only. 
Figure 1.2 Static var compensa tor (SVC) V - I characteristic 
The capacitor banks in a SVC are rated for full capacitive output, whereas the reactor 
banks are rated for full inductive output; the coupling transformer and electronic circuit 
could be dimensioned to withstand the sum of the maximum capacitive and inductive 
output. It should be emphasized that the SVC capacity for compensation is solely 
determined by the size of its reactive components implying significant physical size and 
maintenance. 
A SVC can control only one of the three principal parameters. voltage, phase angle. 
or impedance. which determines the power flow in ac power systems [QI. Therefore. it 
does not posses the capability to independently control active and reactive power in the 
transmission line. 
1 A 2  STATCOM 
The STATCOM V-1 characteristic is shown in Figure 1.3. This characteristic shows 
the STATCOM ability to support a very low system voltage; down to about 0.15 per unit. 
which is the value associated with the coupling transfomer reactance [2]. This is in 
strong contrast with that of a SVC, which at full capacitive output becomes an 
uncontrolled capacitor bank. A STATCOM cm support system voltage at extremely low 
voltage conditions as long as the dc capacitor cm retain enough energy to supply losses. 
Transient Capacitive Rating Transient Inductive Rating 
Continuous Capacitivc Rating Continuous Lnducttve Raiing I,," 1 mm 
Figure 1.3 - STA TCOM V- I characreristic 
The STATCOM also has increased transient ratings in both capacitive and inductive 
regions. The overload capability is about 20 % for several cycles in both regions. It is 
also worth noticing that the inductive transient current rating is slightly larger due to fact 
that rhe GTOs, in the inductive region, are naturally commutated and hence the arnount 
and duration of this temporary overload capability is limited by the mz~imum current of 
the free-wheel diode. The capacitive transient rating is determined by the mêuimum 
current tum-off capability of the GTO thyristors. 
1.3.3 Con parisons 
Figure 1.4 shows a simple two-machine power system compensated at the midpoint 
by a STATCOM (Figure 1 .J (a)) and a SVC (Figure 1 .J (b)). For comparison, equivalent 
P-6 characteristics are shown for both controllers. As the output var  rating of the 
controllers change, the P-6 characteristic shifts from the basic curve with no 
compensation to the curve with maximum midpoint compensation. The basic P-6 
characteristic is defined by equation 
assuming that the sending and receiving end voltage magnitudes are equal. i.e.. 
V, = VR = V . The curve with maximum midpoint compensation is then represented by 
equation 
The three curves between no compensation and maximum compensation curves 
correspond to three different controller outputs, from srnail to maximum output. The 
comparison between these curves for the STATCOM and SVC clearly shows that the 
STATCOM behaves as an ideal compensator until the maximum output current is 
reached. From this point, i.e.. region n/2 S 6 5 x .  the STATCOM ability to provide 
maximum capacitive current independent of the system voltage and phase angle 5 is 
clearly an asset. The SVC response in the sarne region is characterized by a sharp 
decrease, as opposed to the STATCOM rnild decline in transmitted power. 
It can be also assumed that STATCOM would present better dynamic characteristics 
in a power system, since it has the ability to quickly react to a disturbance, typically 
within a few milliseconds. The STATCOM reactive power output inherently changes to 
compensate for changes in ac system bus voltages even before the control system 
response. In the SVC, the output current and bus voltage are highly dependent on the 
extemal network impedance, which is sensitive to resonance in the transmission system 
[ 141. 
Figure 1.4 - P-G characteris~ics wifh und ivithoitt cornpensotion: 
(a) STA TCOiM's response, and ( 6) SVC 's response [ I  I ]  
Figure 1.5 shows the responses of both a STATCOM and a SVC to a fault that 
forces the real power P in the line to zero for the duration of the fault. ïhis fault forces 
the sending end machine to accelerate, as it is unable to change its mechanical power set 
point in such a short period of time. This causes an increase in the machine torque angle 
from 6, to 6 ,  at the moment of fault clearance, resulting in an increase in the transmitted 
power. leading to a deceleration of the sending end machine. but the torque angle 
continues to increase due to the inertia until the machine loses al1 its kinetic energy 
gained during the fault. As it can be seen in Figure 1 S. the transient stability margin 
provided by a STATCOM placed at the midpoint of the power system is bigger than the 
margin obtained from a SVC in the system. This confimis superior performance of a 
STATCOM compared to a SVC with similar ratings. 
Figure 1.5 - Equul Area Criterion: 
(a) STA TCOM S margin. and ( b) SVC S margin [! 11 
In general, a reduction of more than 50 % in the physical size of installation can be 
expected when a STATCOM is compared to a SVC. Furthermore, it has been shown that 
for steady state reactive support, a STATCOM is capable of supporting higher loads 
(some authon suggest 15 to 30 %) than what would be possible with a SVC of 
comparable Mvar rating [14]. It seems it is reasonable to assume that the nurnber of 
STATCOM applications to power systems will continue to grow with the superior 
performance more than offsetting the high capital cost. Moreover. the choice will be 
M e r  enhanced with the projected decrease in the cost of power electronic devices. 
1.4 Series Reactive Power Compensation 
Series reactive power compensation consists of controlling the reactive impedance of 
a transmission line to control line power flow. Series capacitive impedance was initially 
introduced to decrease the total line reactance and thus increases the power on the line: 
the series compensation in this case is fixed so there is no control over the transmittablr 
power. 
In the 1980s. the basic Thyristor Controlled Series Capacitor (TCSC) controller 
based on semiconductor switches was proposed to allow control lable series reactive 
power compensation. In this controller, one or more capacitor banks, each shunted with a 
thyristor-controlled reactor, are employed. The thyristor-controlled reactor variable 
current circulates through the capacitor bank affecting the compensating voltage; this 
current is a function of the conduction angle of the thyristor switch. The thyristor- 
controlled reactor can also be used to alter the low frequency impedance of the TCSC and 
to prevent subsynchronous resonance. In 1992. a GTO Thyristor Controlled Series 
Capacitor (GTCSC) was proposed. in both schemes, the final objective is to control the 
amount of series capacitive impedance by appropriate switching of the semiconductor 
devices. 
The transmitted power in the TCSC or GTCSC compensated line can be expressed as: 
Xc , and XL is the transmission line reactance; 6 stands for the transmission where k = -
XL 
angle between the sending and receiving end voltages. 
In 1989. the use of the VSC in series reactive power compensation was proposed. 
leading to the SSSC controller [52].  The SSSC cm generate a controllable compensating 
capacitive or inductive voltage, which irnplies that the arnount of trammittable power cm 
be increased as well as decreased from the natural power flow. The SSSC output voltage 
is independent of the line current, as opposed to the voltage across the TCSC, which is a 
function of the line current that is a function of the transmission angle. Therefore. when 
the transmission angle changes, which varies in a power system, the compensating 
voltage of the TCSC also changes. Another SSSC advantage over the TCSC is that the 
SSSC cannot form a classical resonant circuit with the inductive line impedance that 
would lead to subsynchronous resonance problems. 
The transmitted power in the SSSC compensated transmission line is a function of 
the injected voltage V,, and. assuming a lossless transmission line. it can be expressed as: 
Figure 1.6 shows the norrnalized power P venus angle 6 plots as a function of V,, and 
Xc Cornparison of the corresponding plots for the transmitted powers for SSSC and 
TCSC compensated transmission lines indicaies that the series capacitor increases the 
transmitted power dependent on b. while the SSSC cm increase/decrease it independrnt 
of 8. 
In [16], the authors present an economic comparison between the SSSC and TCSC 
series compensators. The ratio of the maximum range of attainable var output to the VA 
rating of the equipment is used as an indicator of cost effectiveness. The results show 
that the SSSC can double the senes var compensation range per VA, accounting for the 
SSSC equal capacitive and inductive range; the TCSC is not able to provide symmetrical 
capacitive and inductive reactive compensation without additional power circuit 
eiements. For every var of capacitive compensation, the TCSC capacitor banks and 
thyristor switches ratings have to be doubled, with respect to the SSSC. On the other 
hand, the SSSC requires a coupling transformer and a dc storage capacitor, whereas the 
TCSC is coupled directly to the transmission line. Thus, for the time being. the 
preliminary cost evaluation carried out by the authors indicates that the SSSC would be 
generally more cost effective than the TCSC. The SSSC cost is expected to go down 
even hrther in the hiture due to strong research and development in the semiconductor 
industry, which will lower the cost of the semiconductor switches. 
Figure 1.6 - Transmitted poivrr versus trunsmission angle 
1.5 Power Flow Control Using a UPFC 
The UPFC is intended for real-time control and dynarnic compensation of ac 
transmission systems. 11 has the ability to simultaneously and selectively control al1 of 
the parameters affecting flowing of the power in a transmission line, namely; voltage. 
impedance and phase angle. The UPFC can fulfill al1 these functions by adding the 
injected voltage VSR to the sending end terminal voltage. The magnitude and phase angle 
of the senes injected voltage VsRLP are control variables whose values depend on the 
control objective. 
The control objectives may Vary depending on intended the UPFC application. 
Figure 1.7(a) corresponds to a simple two-machine power system without compensation. 
The power flow is a function of the voltage magnitude of sending and receiving ends, the 
impedance of the transmission line and the power angle 6. The maximum transmitted 
power Pm, occurs ai 6=90°. 
The UPFC can independently control both reactive and real power flow, and thus, 
can be used to regulate the system voltage profile. Figure 1.7(b) corresponds to the case 
where the UPFC is placed in the middle of a transmission line and the UPFC series 
branch is not operational. i.e., the UPFC operates as a STATCOM (VsR=O). The shunt 
converter generates the capacitive current needed to keep the midpoint voltage at 
Vp=Vs=VR. The power c w e  for this case shows that the maximum power occurs at 
6=180°, and has an amplitude twice as large as that for the case without compensation. 
Figure 1.7(c) depicts the case where the shunt converter is not operational and the 
senes converter behaves as a SSSC. Thus, the series injected voltage VSR acts as a series 
capacitor, resulting in increased transmission line current and the real power. The 
maximum power Pm, depends on the degree of series compensation k ( O  S k 5 1 ). The 
maximum power Pm, c m  be also decreased but injecting the series voltage that is phase 
with the transmission line inductance. 
The UPFC can also behave as a phase shifter by controlling the amplitude of the 
series injected voltage so that the effective phase angle between the sending and 
receiving end voltages is controlled (Figure 1.7(d)). In this case, to get the desired power 
flow, the both converters must be operational and there is real power flow across the dc 
capacitance. 
(c) P = - sin 6 
X(i - k).--*-.. ' .
Figure 1.7 - Two-machine power system with a UPFC 
For the system depicted in Figure 1.7, the vansmitted real and reactive power at the 
receiving end can be expressed as follows: 
Hence, the following equations for the real and reactive power flow are: 
where Vs = VsL 612 and V, = VRL - 612. 
The real power in the uncompensated transmission line c m  be expressed as: 
while the reactive power in the uncompensated transmission line is given by 
On the other hand, from equations ( 1 . 1  1) and (1.12), the real and reactive power for 
the compensated line using the senes voltage injection can be expressed: 
Equations (1 Al) and (1.12) show that the real and reactive power flow are affected 
not only by the change of the injected voltage but also by the location of the UPFC and 
the phase angle between the sending and receiving end voltages. The maximum 
transmittable power is increased when the UPFC is located closer to the midpoint of the 
transmission line. Since the injected voltage angle P is controllable between O and Zrr at 
any transmission angle 6, it follows that both compensated real and reactive powers are 
controllable between - 'R  SR.^, and v ~ v ~ ~ . m a x  . This impiies that the minimum and 
X X 
maximum real and reactive power flow in the transmission line are [42]: 
From equations (1.17) and (1.18), it follows that the power control region is a circle 
with a centre defined by coordinates (P,,c,m,, Quncomp) and a radius VR VSR .mm . The 
X 
boundary circle cm be described by the following equation [67]: 
1.6 Proposed Research 
1.6.1 Motivation 
The need for flexible and fast power flow controllen in transmission systems is 
expected to grow in hiture. The integration of FACTS controllers in power system will 
increase in view of continuing improvements in GTO and other serniconductor 
technology. A collaboration of' EPRI, TVA and the former Westinghouse Science and 
Technology Center resulted in a development of a k 100 Mvar STATCOM which is 
already in service on the TVA 16 1 kV transmission system [1 51. it has been reported in 
(21, 22, 231 that the American Electric Power Co. (AEP), a utility serving seven eastem 
US states, has already installed the tirst demonstrative UPFC; this UPFC was developed 
jointly by EPRl and the Westinghouse Electnc Corp. A + 320 MVA, 138 kV UPFC was 
commissioned for the AEP at the end of 1997. Another project involving a I 200 MVA, 
345 kV VSC is cunently under development [24, 251; the controller is called a 
Convertible Static Compensator and it is about to be installed by the New York Power 
Authority (NYPA). 
The implementation of any of the new FACTS controllers is not an easy task. 
Although they offer substantial advantages for steady state and dynamic operation by 
controliing the power flow in the transmission line, it brings major challenges in power 
electronics, device control and protection design. There are some issues that must be 
addressed in contemplating the installation of a new FACTS controller: 
The initial task is to identify clearly the potential applications and benefits for the 
designated utility. In order to accomplish this task, a number of possible sites 
should be investigated. 
After an appropriate steady state mode1 for the device has been developed. steady 
state power flow simulations should be perforrned to determine the rating and 
benefits of the controller in a number of chosen sites. 
Dynamic and transient stability simulations should be performed to evaluate the 
behavior of the controller under certain operating conditions. Various control 
schemes should be evaluated to find the most beneficial one. 
1.6.2 Research Objectives 
FACTS application studies require careful planning and coordination in the 
specification, design and operating stage of a project. As a prerequisite, it is essential that 
a suitable plan, which identifies the purpose, objective, methodology and criteria for the 
studies, is prepared. Before meaningful results can be expected from application studies, 
representative models for the transmission system and relevant FACTS controllers need 
to be established and verified. 
This means that analytical tools that enable the full potential of these controllers to 
be studied should support emerging FACTS technology. These tools used to determine 
steady state, dynarnical and transient behavior of FACTS controllers consist mainly of 
physical and digital simulations. Physical simulations of a redüced system, for exarnple 
R I A  studies. allow adequate representation of the real controller, with real time control 
and performance of some system cornponents. However, its application is limited, due to 
restrictions in tenns of the extent of the ac system representation. and it may be 
uneconornical depending on availability and overhead costs. 
On the other hand, digital simulations have become increasingly reliable for 
assessing both steady state and dynamic performance of a power system, due to the 
development of general purpose simulation programs. providing cost effective and 
feasible ways to mode1 the system. This does not mean that physical simulations are 
completely outdated; in fact simulator studies are often undertaken before the actual 
installation. 
In current practice, power flow prograrns are used in planning studies to assess 
steady state power flows and voltages in a power system for specified terminal and bus 
conditions. Additionally, these studies provide initial conditions for transmission system 
dynamic and transient stability studies. The power flow results are also used to establish 
steady state ratings and to identiQ appropriate locations for installing a particular FACTS 
controller to best meet study goals, and to reduce the number of alternatives under 
investigation. Simplified and reliable models. which take into account steady statr limits 
of the transmission system and FACTS controllers, are essential, so that preliminary 
assessments of the technical and economic benefits associated with each of the 
alternatives being studied cm be done. 
Stability studies such as dynamic and transient stability studies are typicall y 
performed during the planning stage to identify limiting conditions, and to assess the 
extent to which a FACTS controller rnay enhance dynamic performance of a power 
system. Typical studies would include voltage stability, control strategies as well as fault 
response. Accepting that a particular FACTS controller should be accurately modeled. so 
that al1 dynamic and control limits of the device are properly represented. the main 
research objectives and contributions of this thesis are: 
The discussion in detail of the modeling and simulation of VSC-based FACTS 
controllers, Le., STATCOM, SSSC and UPFC. The basic fùnctions of the controllers 
are established by comparing hem with other FACTS controllers. 
The implementation of detailed three phase models of the STATCOM, SSSC and 
UPFC in the Electromagnetic Transient Program (EMTP), including control circuits 
with firing pulses for each of the semiconductor valves. These models are used as a 
bench mark to validate proposed fundamental frequency models for stability studies. 
Fundamental frequrncy models of the STATCOM. SSSC and UPFC are proposed 
and their validation is carried using the EMTP. To demonstrate the full potential of 
the controllers under dynamic conditions. a realistic I 1 -bus test system is used to 
simulate a three-phase fault in close proximity to the particular controller under 
investigation. The validity and applicability of the models for different kinds of 
dynamic studies are discussed, particularly in voltage stability and balanced fault 
studies, as the developed models are syrnmetrical. 
Steady state models of the STATCOM, SSSC and UPFC are developed according to 
the fundamental frequency models. These models properly reflect the steady state 
operation of the controllers, including al1 operating limits. 
1.7 Thesis Outline 
In Chapter 2. the VSCs are bnefly explained. together with main circuit 
configurations. hinctions and general control strategies. Simple six-pulse, twelve-pulse 
and PWM-controlled VSCs are modeled in EMTP and their basic output waveforms are 
shown. This chapter gives a technical introduction into FACTS technology and the main 
research is presented iater in this thesis. 
Chapter 3 concentrates on the use of a solid-state VSC for shunt compensation in a 
power system. This shunt comected FACTS controller is called Synchronous Static 
Shunt Compensator or simply STATCOM. The operating pnnciples and the EMTP 
irnplementations of twelve-pulse and PWM STATCOM are explained in Chapter 3. 
Also, the respective control systems are designed and explained in this chapter. 
Chapter 4 addresses the problem of controlling and modulating power flow in a 
transmission line using a SSSC. The EMTP simulation studies. which include a detailed 
representation of the twelve-pulse and PWM-controlled SSSC. are conducted and results 
are given in this chapter. 
The main objective of Chapter 5 is to explain a Unified Power Flow Controller 
(UPFC) operation and its modeling in EMTP. The theory and design of various control 
functions of the UPFC are also presented along with the EMTP simulation results of a 
PWMtontrolled UPFC. A novel control objective for the series converter of a UPFC is 
given here. as well as the cornparison between three different control objectives and 
designs for the series converter control. 
Chapter 6 concentrates on describing and validating transient stability and power 
flow models of the STATCOM, SSSC and UPFC. Final conctusions on the research 
presented in this thesis are given in Chapter 7. 
Chapter 2. 
2.1 Introduction 
The main objective of this chapter is to give an insight in the operating principles of 
Voltage-Sourced Converters (VSC) and no new theory or operation improvrment is 
presented at this stage. The VSC operation is briefly explained, together with main 
circuit configurations, functions and general control strategies. The EMTP is used to 
provide basic VSC waveforms for six-pulse, twelve-pulse and PWM operation of a VSC. 
2.2 High Power Gate Tum-Off Semiconductor Devices 
It shouid be noted that the:e are two basic categories of self-commutating converten; 
a Voltage-Sourced Converter (VSC), which is fed with a dc voltage source across its dc 
terminals, and a Current Source Converter (CSC), which has a dc current source 
connected to its dc side. Their output waveforms are different too; a VSC generates 
voltage at its ac terminals, while a CSC has a current as its generated output. In general, 
these converters behave as voltage or current sources capable of generating output 
waveform of different magnitude and phase angle. In CSC, direct current always is 
unidirectional while the power reversal takes place through reversai of dc voltage 
polarity. to achieve this the CSC implernentation requires semiconductor switches with 
symmetrical bi-directional voltage blocking capability. On the other hand, in a VSC, the 
dc voltage always has one polarity while the power reversal is achieved by reversal of dc 
current and, therefore. the VSC requires only unidirectional voltage blocking. For 
reasons of performance and economics, voltage source converters are preferred over 
cunent source converters for FACTS application and, in this thesis, only voltage source 
converters will be used and discussed. 
It should be noted that in order to be able to pmduce the desired output waveforms, 
the semiconductor switches in the VSC must have an intrinsic tum-off capability, or an 
auxiliary circuit has to be provided to produce "forced commutation". These hlly 
controllable semiconductor switches are also called bimodal switches in which current 
flow cm be both initiated and extinguished by gate control. In 198 1, force-commuiated 
thyristors were used to develop a first 20 Mvar static var compensator for experimental 
purposes. Later, significant advances in GTO thyristor development and the voltage and 
current ratings of the available devices have made it possible to built a first 1 Mvar 
demonstration mode1 of static var compensator that was, at the time, called the Advanced 
Static Var Generator (ASVG) [12]. This ASVG used GTO thyristors in a voltage- 
sourced converter scheme to produce reactive power without the large capacitor or 
reactor banks usually required by conventional static var cornpensators. 
The voltage and current capabilities of the GTO have been increasing continuously 
and, today, high power GTOs up to 6000 V and 6000 A ratings are cornmercially 
available [2]. To obtain the power ratings of VSC typically required for transmission 
system applications, presently available GTOs of limited current ratings have to be 
operated with a high dc voltage and, therefore, rnust be connected in series. The hard 
drive GTO technology allows the robust comection of a relatively high number of GTOs 
in series to lorm a tum-off vdve required for high voltage VSC. The disadvantages of 
GTO thyristors are high switching losses and significant losses in required snubber 
circuits, thus the switching fiequency is limited to a maximum fiequency of about 300 to 
500 Hz [29]. However, new advances in high power semiconductor switches have 
brought a whole family of new semiconductor switches with turn-off capabilities such as 
Insulated Gate Bipolar Transistors (IGBT). MOS Tum-Off Thyristor (MTO). Emitter 
Tum-Off Thyristor, and Intcgrated Gate-Commutated Thyristors (IGCT). 
The IGBT is of some importance to FACTS controllers, since it has progressed to 
become a choice in a wide range of low and medium power applications going up to a 
few tens of megawatts. The advantages of this semiconductor device are its fast turn-on 
and tum-off capabilities, and thus c m  be used in Pulse Width Modulation (PWM) 
converters operating at high fiequency. On the other hand, being a transistor device. it 
has higher fonvard voltage drop, but low switching losses and good cwrent limiting 
capability . 
The evolution of the GTO into MTO, ETO, and IGCT has introduced a family of 
new tum-off thyristor devices to consider in FACTS applications. The M T 0  has been 
recently invented by Silicon Power Corporation and has a good potential for use in 
medium to high power industrial and FACTS applications. It uses transistors to assists in 
tum-off capability and, therefore, has low switching losses. It also overcomes the 
limitations of the GTO regarding its drive power, snubber circuits, and dv/dt limitations 
Pol* 
The ET0 has been recently developed at Virginia Power Electronics Center and 
incorporates the virtues of the thytistor and the transistor together [30]. It has fast tum- 
off capabilities and low switching tosses, and greatly reduces the costs regarding gate 
drive and snubber circuits while still having the high power capability of a GTO. 
The IGCT, developed by Mitsubishi and ABB, is an optimum combination between 
thyristor and GTO technology with low cost, low complexity and high efficiency 
characteristic [31]. It achieves fast tum-off and has low tumsff switching losses, and it 
is expected that it will soon replace the conventional GTO in high power FACTS 
applications. The IGCTs will be the key component for future medium to hi&-voltage 
applications from 0.5 MVA up to 100 MVA. The proof for that could be the first 
application of high power IGCT inverter in a 100 N A  intertie installation [ 3 2 ] ,  in 
commercial operation since mid-1996 in Gemany. 
These high power semiconductor switches with tum-off capability are more 
expensive and have higher losses than thyristors without turn-off capability; however. 
they enable converter concepts that c m  have significant impact on overall system cost 
and many performance advantages. Therefore, it is important for the designers of 
FACTS controllers to be aware of the power semiconductor options, state o f  the device 
technology and future trends. The availability and performance characteriscs of power 
semiconductor switches will have a great influence over circuit and control design. For 
example, power semiconductor switches with low tum-on and turn-off losses and high 
switching frequency would be considered for an application in PWM converters. On the 
other hand, these switches have lower power ratings and, therefore. are limited to low and 
medium power applications. Power semiconductor switches with higher losses and lower 
switching frequency. but with higher power rating, would be considered for circuit 
concepts that need, for example, only one turn-on and tum-off per cycle. 
2.3 Basic Operating Principles of Voltage-Sourced Converter 
2.3.1 Basic Circuit Configuration 
VSC transforms, through appropriate switching sequence, dc voltage at its dc 
terminais into an ac voltage of controllable frequency, magnitude and phase angle ai its 
ac terminais. The output voltage could be fixed or variable, at a fixed or variable 
fiequency. For FACTS application purposes. it is always assumed that the output voltage 
wavefom has a fixed frequency equal to the fundamental frequency of a power system to 
which the converter is c o ~ e c t e d ,  as high voltage and power harmonies could create 
many problerns. 
Varying the input dc voltage and rnaintaining the gain of the converter constant. it is 
possible to obtain an output voltage of variable magnitude. In these converten. the input 
dc voltage is controlled in order to control the magnitude of the output ac voltage. The 
output ac voltage has a waveform similar to a square wave. and hence these converters 
are called square-wave converters. Their drawback is that the output voltage wavefom 
presents low order harmonies requiring some type of filtering, as discussed later in this 
Chapter, to get an output voltage of sufficiently high fundamental frequency component. 
Also, the output voltage magnitude can be controlled within some limited range that 
depends on the range of control of the dc voltage, i.e., it depends on the dc capacitor 
voltage and current ratings. The dc voltage should not exceed the maximum voltage 
rating of the dc capacitor and should be constantly above a certain level to avoid thyristor 
firing failure due to low voltage conditions. 
On the other hand, keeping the input dc voltage fixed and varying the gain of the 
converter cm control the converter output voltage. This kind of control of the output 
voltage magnitude is normally accomplished by Pulse-Width-Modulation (PWM) 
control; the converter gain in this case is defined as the ratio of the ac output voltage to 
the dc input voltage. There are various schemes to pulse-width-modulate the converter 
switches in order to shape the output ac voltage to be as close to a sine wave as possible. 
Cunently. PWM control is still considered uneconornical in high power applications due 
to high switching Iosses and unavailability of fast switching tum-off capable switches. 
but with further improvements in high voltage power electronics this technique should 
become more competitive. 
The converter dc terminals are connected to a dc capacitor whereas the ac side is 
connected to a power system through a transformer. The dc capacitor is assumed to be 
large enough to sustain changes in dc current without changes in the dc voltage and 
basically, at steady state operation, can be considered as a dc voltage source. The 
transformer plays two different roles: it connects the converter to the high voltage power 
system. while the transformer inductance ensures that dc capacitor is not short-circuited 
and discharged rapidly. 
The three-phase VSC. shown in Fig. 2.1 in its simplest circuit configuration for 
FACTS application. is a two-level bridge composed of six valves. Each valve is made of 
semiconductor turn-off capable switches and an antiparallel diode. The switches should 
be designed only for forward blocking voltage, as the diodes ensure that the voltage 
polarity of each switch is unidirectional. However, each converter am, made of two 
valves, c m  conduct current in both directions, providing the converter with the capability 
to behave as an inverter or a rectifier. 
The current is assumed positive if it flows fiom the ac to the dc side (a rectifier 
operation); the current is assurned to be negative when it flows from the dc to the ac side 
(an inverter operation). On the ac side, depending on the connection of the converter 
transformer. the output voltage of the converter can be connected in parallel or in series 
with the power system. If the converter is connected in parallel to the ac system, i.e. 
STATCOM operation, it is used to introduce capacitive or inductive current into the 
power system to regulate voltage. The converter in series with transmission line is used 
to introduce a phase-shified voltage to regulate the total voltage droplrise in the line. and 
to consequently regulate reaheactive power flow. 
Figure 2. I - Three-phase. hvo-kve[ VSC circiïit 
2.3.2 Operating Principles and Basic Relationships 
In the three-phase, two-level VSC of Figure 2.1 there are six controlled switches 
(for exarnple GTO switches) to shape the converter output voltage from the input dc 
voltage. There are also six uncontrolled switches (diodes) to provide a path for inductive 
current whenever the controlled switch in the same leg is switched off. The ac current is 
the result of interaction of the converter output voltage with the ac system and can have 
any phase relationship with respect to the voltage. It is necessary for a VSC like this to 
never have two switches on at the sarne tirne, in any leg. Since there are three converter 
legs for three phase voltages, each 120' apart, there are always three switches on at the 
same time, one on each phase leg. To satisfjt system requirements, there is always a 
complete conduction path between the dc capacitor and the ac system. It should be 
mentioned that there is never a sequence where three controlled switches. one on each 
phase, conduct at the same time. It is always a combination of two controlled switches 
and one uncontrolled switch conducting and vice versa. As a mater of fact, the switching 
pattern changes every 30' as indicated in Table 2.1. 









Each valve is closed for 180'. as described in Table 2.1 and shown later in the 
waveform va of Figure 2.3. The waveform shows a square-wave waveform representing 
voltage of ac bus phase a with respect to hypothetical dc capacitor midpoint N, with peak 
voltages of +Vdc/2 and -Vdd2. In Table 2.1. from 0' to 1 80°, the upper valve Dl and S 1 
conducts while the lower valve D4 and S4 conducts fiom 180°to 360'. Three legs have 
their timing 120' apart; the upper valve D3 and S3 in the leg of phase b starts conducting 
120' after the leg of phase a, while the upper valve D5 and S5 in the leg of phase c waits 
for 240' to start with its conduction. The Fourier analysis of phase voltage v,, which is 
basically a periodical square wave with amplitude Vdc/2. shows a waveform composed of 
odd harmonics including third and its multiples harmonics. 
Figure 2.2 shows the phase a. b, and c connections to the dc capacitor for the interval 
0' to 30°, when switches Dl ,  D6 and S5 are switchrd on (see Table 2.1). From this 
equivalent circuit, the currents and voltages associated with each phase can be 
determined. It is asswned that the transformer resistance is negligible; the load connected 
to the converter output terminais can also be assumed to be purely inductive. The 
arrangement of the two parallel inductances of phase a and c, as shown in Figure 2.2 (a), 
in series with the inductance of phase b, gives unequal voltage division. 
The complete voltage pattern for each phase is given in Table 2.2. The waveform of 
phase to neutral converter output voltage for phase a, Le. van, is show in Figure 2.3. It 
deviates fiom the desired sinusoidal shape. This voltage is calculated by subtracting the 
voltage of the transformer floating neutral with respect to the ground v,,, shown in Figure 
2.3. from the phase voltage with respect to dc neutral va. 

As s h o w  in Table 2.2, the phase to neutral output voltage consists of steps of Vdd3 
and it is fiee from triple harmonics, i.e.. 
The phase-to-phase voltage vu,, s h o w  in Figure 2.3, is shifted by 30' with respect to 
van, and its amplitude is 6 tirnes the amplitude of va,. For exarnple, for the interval 0' - 
30°, the phase-to-phase voltage v,b can be constmcted as: 
The instantaneous phase-to-phase voltage v,b can be expressed as a Fourier series 
which does not include even. third and multiples of third hmonics: 
The phase-to-phase ms voltage is given by: 
The process of energy transfer from the ac to dc side and vice versa in a voltage- 
sourced converter is direct, i.e., the net instantaneous power at the ac terminals must 
always be equal to the net instantaneous power at the dc terminals, if the losses in the 
circuit are neglected. If a relatively srnail dc capacitor is c o ~ e c t e d  across the input 
terminals of the converter. the converter keeps the dc capacitor charged to required 
leveis. This is accomplished by making the converter output voltage lag the ac system 
voltage, so that the converter absorbs a small amount of real power from the ac system to 
cover its intemal losses and keep the capacitor voltage at desired levels. The same 
mechanism cm be used to decrease the dc capacitor voltage by making the converter 
output voltage lead the ac system voltage. If the converter output voltage and the ac 
system voltage are made to be perfectly in phase, then the average dc voltage does not 
change. The dc capacitor voltage Vdc is shown in Figure 2.3. 
In Figure 2.4. the current wavefoms through the controlled and uncontrolled 
switches of phase a are shown, together with the phase current i,  and dc current Ide. It 
was already stated before that the switches in the same phase leg cannot be tumed on 
simultaneously. This can be observed in the current waveforms for valves 1 and 4 in the 
phase leg u. If both switches on a given leg are on, the dc capacitor would be short- 
circuited and a fast discharge of the dc capacitor would destroy the switches. Since the 
ac current is the result of the interaction between the converter generated ac voltage and 
the ac system voltage and impedance, the commutation from a controlled switch to a 
diode would occur naturally. so that the ac current is ~ o t  intenupted. This can be sern 
clearly in Figure 2.4. as the current is transferred from the controlled switch GTOl to 
diode D1 in the negative half cycle and from GT04 to D4 in the positive half cycle. In 
this case, since the circuit is p w l y  inductive. each controlled switch and diode within a 
valve carries alternately a 90' segment of the ac current in each cycle. This implies that 
the current ratings of the controlled switch and diode are the same. 
It is also important to notice that the controlled switch has to be tumed off at the 
peak of the current when the output is capacitive. This takes place when the converter 
output voltage exceeds the ac system voltage, and the current leads the converter output 
voltage by 90' (the circuit losses are neglected). In the case of inductive operation. the 
controlled switch cornmutates naturally, i.e. when the ac current drops to zero. 
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It should be mentioned that since the voltage source is basically a reactive device, 
the ac current is always shifted f 90' (with a small deviation to account for circuit losses) 
with respect to the ac system voltage. If the converter were connected to a dc battery 
instead of a dc capacitor the ac cwent could take any phase angle with respect to the ac 
system voltage, extending the operation of the converter From two to four quadrant 
operation. 
The dc current is rippled with an average value of zero in steady state operation. as 
shown in Figure 2.4. If the converter output voltage Iags the ac system voltage by some 
small angle, the current flowing into the capacitor has a positive dc component. thereby 
raising the dc voltage by charging the dc capacitor. If the capacitor is overcharged and 
the converter output voltage is too high. the phase of the converter output voltage is 
advanced by some small angle with respect to the ac system voltage. In this case. the dc 
current has a negative dc value that reduces the dc voltage by discharging the capacitor. 
2.3.3 Harmonic Reduction 
One of the important requirements in high voltage power applications is that 
harmonics be kept at some satisfactory levels. For example, the number of six-pulse two- 
level bridges in the multi-bridge converter can be increased to cancel certain low 
frequency harmonics. It is also possible to increase the number of the bridges from two 
to three, for example, to reduce harmonic content. The advantage of the latter is that the 
fundamental component of the output voltage can be controlled even though the dc 
voltage is kept constant and the switching frequency is equal to the fundamental 
fiequency [33]. The third method. the PWM method, based on the fast operation of 
switches in a six-pulse configuration. shifis low frequency harmonics to higher 
frequencies; the total harmonic current injection is reduced, but the total hmonic  
distortion in the ac output voltage is not changed. There are different categories of PWM 
techniques and a complete overview c m  be found in [34]. 
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2.3.3.1 Two-Level Multi-Bridge Converter 
The waveforms of the voltage-sourced converter output voltage and current shown 
in Figure 2.3 and Figure 2.4 are far from sinusoidal. The output voltage waveform of the 
six-pulse converter contains harmonics of frequencies of (6k 2 l)f . and its current is 
cornposed of frequencies of 6k . f , where f is fundamental frequency and k = 1,2.3,. . . . 
Passive filters cm filter some of the harmonics but this method is considered to be 
expensive, particularly at low fiequencies, where L and C passive filter components hwe 
large values and sizes. 
One way of reducing the level of harmonics present in the converter output 
waveforms is to increase the nurnber of converters. This method involves multi- 
connected, out-of-phase six-pulse converters connected to a power systern through an 
appropriate configuration of transformers. A 6n -pulse converter cm be obtained through 
series connection of n six-pulse converters operated fiom a common dc source with a 
successive ?n/Sn phase displacement. The six-pulse converter output voltage wavefoms 
are shifted by transfomers with appropriate secondary winding configurations to cancel 
the phase displacement of the converter. The transforrned outputs of dl converters are in 
phase with each other and are summed by the series connection of a11 corresponding 
primary windings. It is necessary to have separate transfomen for each converter, 
otherwise phase shifts in the non-charactenstic hamonics, i.e. 6x1 - order harmonics, will 
result in a large circulating current due to a common core flux [33]. Transformer primary 
side windings should not be c o ~ e c t e d  in paraliel to the sarne three-phase ac buses for the 
sarne reason. Therefore, the harmonics present in the wavefom of a general P-pulse 
converter are (P k 1). f in the output voltage and P f in the output cunent where P=6n 
and n = 1,2,3.-. Since the order of the lowest harmonic present in the output current is 
the samc as the pulse number. and the order of the lowest harmonic contained in the 
output voltage is the pulse number minus one. the harmonic spectrum improves rapidly 
by increasing the number of converters. and consequently by increasing the pulse 
number. In the STATCOM application of [15], eight six-pulse converten are connected 
through appropriate transformer configuration to form a 48-pulse converter configuration. 
To study the benefits of this method, a twelve-pulse converter is used here based on 
two six-pulse converters c o ~ e c t e d  in senes; their output waveforms are summed using 
two three-phase two-winding transfomiers. The transformer connection is shown in 
Figure 2.5, while the voltage and current waveforms for each winding are shown in 
Figure 2.6. As can be seen from Figure 2.5 and Figure 2.6. the phase-to-phase voltages 
of the second converter are connected to a delta winding, and hence the phase-to-phase 
voltage is shifted by 30' to be in phase with the phase-to-neutral voltage frorn the first 
converter. This arrangement puts the non-characteristic harmonics, Le., hmonics  of 
order different than 1 Zn 2 l , in phase opposition. 
Figure 2.5 - Twelve-plrise VSC [33] 
The magnitude of the converter output voltage is controlled by changing the input dc 
voltage. which is a disadvantage of this kind of arrangement as compared to PWM 
converters. On the other hand, the amount of harmonics generated by the converter can 
be controlled and reduced to acceptable levels by increasing the number of converters in 
the multi-converter arrangement. 
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2.3.3.2 Pulse Width Modulation (P WM) Converter 
The main advantage of PWM converters is the possibility of controlling the 
converter gain and consequently the converter output voltage. There are numerous Pm1 
techniques used with different converter configurations [33, 34, 351. In the most popular 
PWM method, the width of each pulse is varied in proportion to the amplitude of a sine 
wave or so-called control waveform [29, 361 as seen in Figure 2.7. The triangular or 
carrier waveform, which is shown in Figure 2.7 as a sinusoidal waveform due to the 
EMTP limitations to produce triangular waveform, has a certain switching frequency fs. 
which establishes the frequency at which the converter switches. In the EMTP results 
shown in Figure 2.7, the frequency was kept at 540 Hz or 9 times the fundamental 
frequency . 
In the two-level three-phase voltage-sourced converter s h o w  in Figure 2.1. the 
switches are conttolled in a way that the hm-on and turn-off pulses correspond to the 
crossing points of the control waveform with the camer waveform of conesponding 
phase. The frequency of the carrier waveform detemines the fundamental frequency of 
the output voltage (50 HZ or 60 HZ). The frequency modulation ratio is the ratio 
between frequencies of the carrier and control wavefonns, Le.. 
By varying the amplitude of the control waveform Aconml fiom zero to the amplitude 
of the carrier waveform Ache,, the pulse width can be varied from O to 180'. The 
modulation ratio m, defines the ratio between the control and carrier waveforms: 
The waveform v , , ~  in Figure 2.7 shows the phase a to the dc midpoint voltage, which 
fluctuates between -Vdc/2 and +Vdc/2. The amplitude of the fundamental frequency 
component of the phase-to-dc midpoint voltage is ma times Vdc/2: 
The waveform v b , ~  in Figure 2.7 is the output voltage of phase b to the dc midpoint, 
which lags v , ,~  by 120'. The phase-to-neutral voltage va, is calculated as the difference 
between the voltage of the tloating neutrd n of the wye-connected secondary of the step- 
down transformer, i.e. v , , ~ ,  and the dc midpoint voltage where: 
Since mr is chosen to be an odd integer (9 for the waveforms shown in Figure 2.7), 
the phase-to-neutral and the phase-to-phase voltages result in an odd symmetry as wrll as 
a half-symmetry. Therefore, Fourier anaiysis of the converter output voltages shows that 
only the coefficients of the sine series are finite. while those for the cosine series are zero. 
This fact indicates that only odd harmonics are present. while the even harmonics 
disappear from the waveforms of va,, and v,b. 
The fiequency modulation ratio mf has an influence over the order of harmonics that 
appear as sidebands centered around the switching frequency and its multiples. Le. 
around harmonics mf, 2mr, 3mr, etc. The frequencies at which harmonics occur are: 
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Figure 2.7 - EMTP rrrults for P WM operation of VSC 
It is important to mention that in a three-phase VSCs. triplen harmonics are 
eliminated. Also, if the fiequency modulation ratio is chosen to be a multiple of 3, even 
the harmonics of the order of rnr are cancelled out in the converter output voltage 
waveforrns. 
2.4 Summary 
This chapter has discussed the fûndamentals of forced-commutated VSCs, with 
emphasis on high power applications. The basic relationships for VSCs are formulated to 
provide a bais  for the discussions and results in the following chapters. 
The operation principles of a VSC are explained bricfly for two control methods: 
square-wave and PWM. The analogy and cornparison of square-wave and PWM 
controlled methods is also given. Multi-level voltage-sourced converters are not within 
the scope of the thesis. 
Chapter 3. 
SHUNT SYNCHRONOUS STATIC OMPENSATOR 
STATCOM 
3.1 Introduction 
The basic design and operating principles of a STATCOM are explained here 
together with the STATCOM control circuits. Twelve-pulse and P WM-control led 
STATCOMs are implemented in the Electrornagnetic Transients Prograrn (EMTP). The 
three-phase studies show in this chapter are based on a 230 kV test power system. 
adopted frorn [37] and modified to serve the purposes of these studies. 
The presented STATCOM models are detailed rnodels that include the GTO and 
diode valves together with their necessary snubber circuits, which makes these models a 
valuable tool in a power system design process. The designed control systems for the 
twelve-pulse and PWM-controlled STATCOM do not use typical d-q transformation to 
obtain dc signals for control purposes [41, 45, 471. Instead, the control systems use 
simple input variable measurements, similar to a SVC control system, which is a different 
way to treat the STATCOM control circuit design. This approach also simplifies the 
control circuits. The STATCOM operating and control limits are included into the 
models, which makes these models suitable for quasi-steady state and transient stability 
studies. 
The presented detailed models are not novel models since they realistically represent 
the practical device; however, their implementation into the EMTP proved to be a 
challenging task. The models produced the expected results only when certain snubber 
circuits were used. due to numerical oscillation problems of the trapezoidal integration 
method. Moreover, the STATCOM models were included into a realistic test system as 
opposed to the usual two- bus STATCOM tests systems found in the literature. 
3.2 Basic Operating Principles 
The STATCOM is given this narne because in a steady state operating regime it 
replicates the operating characteristics of a rotating synchronous compensator. The basic 
electronic block of a STATCOM is a voltage-sourced converter that converts a dc voltage 
at its input terminals into a three-phase set of ac voltages at fundamental tiequency with 
controllable magnitude and phase angle. The VSC can be built using one of the three 
previously described methods. Thus, it can be made up of three-phase two-level six- 
pulse converters connected by an appropnate magnetic circuit into a multi-pulse structure 
to meet practical harmonie, current and voltage rating requirements; or three-phase threr- 
level twelve-pulse converters in a multi-pulse structure; or simply PWM controlled three- 
phase two-level converters. A STATCOM has no inertia and cm basically act in a 
fraction of a second, which is an advantage over a synchronous compensator. 
Furthemore, STATCOM does not significantly alter the existing system impedance, 
which gives it an advantage over the SVC. In al1 STATCOM applications implemented 
in transmission systems so far, only two of these methods have been used; PWM are still 
considered uneconornical due to high switching losses of available semiconductor 
switches with intrinsic mm-off capabilities. 
In 1980, Mitsubishi Electric Corporation and Kansai Electric Power developed a first 
prototype (77 kV, 20 MVA) of Static Var Generator (SVG) using forced-commutated 
circuits to provide a continuous and controllable var source [38]. In 1986. the first 
STATCOM, at the time called Advanced Static Var Gencrator, was built using GTOs. 
consisting of two six-pulse two-level bridges working in a twelve pulse operation in 
conjunction with passive filters [12, 391. The rating of the controller was small, 1 Mvar. 
Nevertheless, it showed the potential of the controller for power system applications. 
The GTO switches used in this installation were rated at 2500 V and 2000 A. In 1991. 
continuous improvements in power electronics technoiogy and the consequent increase in 
GTO ratings (4500 V and 3000 A). resulted in a 154 kV. 80 Mvar Static Var Generator in 
Japan [40]. With the suppon of the Electric Power Research Institute (EPRI) in 
sponsoring the development of high power GTOs and new converter topologies, a 161 
kV, 100 Mvar STATCOM has k e n  installed in 1995 at the Sullivan substation. 
Tennessee [15,41]. The GTOs used in this installation are rated for 4500 V and 4000 A. 
A STATCOM cm be used for voltage regulation in a power system, having as an 
ultimate goal the increase in trammittable power, and improvements of steady-state 
transmission characteristics and of the overall stability of the system. Under light load 
conditions, the controller is used to minimize or completely diminish line overvoltage; on 
the other hand. it can be also used to maintain certain voltage levels under heavy loading 
conditions. 
In its simplest form, the STATCOM is made up of a coupling transformer. a VSC. 
and a dc energy storage device. The energy storage device is a relatively small dc 
capacitor, and hence the STATCOM is capable of only reactive power exchange with the 
transmission system. If a dc storage battery or other dc voltage source were used to 
replace the dc capacitor, the controller can exchange real and reactive power with the 
transmission system, extending its region of operation fiom two to four quadrants. A 
functional model of a STATCOM is shown in Figure 3.1. 
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The STATCOM's output voltage magnitude and phase angle can be varied. By 
changing the phase angle a of the operation of the converter switches relative to the 
phase of the ac system bus voltage, the voltage across the dc capacitor c m  be controlled, 
thus controlling the magnitude of the fundamental component of the converter ac output 
voltage, as V, = kVdc. Note that the coefficient k in this equation depends on the 
converter configuration, number of switching pulses and the converter controls. The 
difference between the converter output voltage and the ac system bus voltage basically 
determines the flow of reactive power through the coupling transformer to or from the 
system. 
The real power flowing into the converter supplies the converter losses due to 
switching and charges the dc capacitor to a satisfactory dc voltage level. The capacitor is 
charged and discharged during the course of each switching cycle. but in steady state, the 
average capacitor voltage remains constant. If that were not the case, there would be real 
power flowing into or out of the converter, and the capacitor would gain or lose charge 
each cycle. In steady state. al1 of the power from the ac system is used to replenish the 
losses due to switching. The STATCOM's ability to absorb/supply real power depends 
on the size of dc capacitor and the real power losses due to switching. Since the dc 
capacitor and the losses are relatively smail. the amount of real power transkr is also 
relatively small. This implies that the STATCOM's output ac current 1, has to be 
approximately + 90' with respect to ac system voltage at its line terminals. 
Figure 3.2 (a) shows the STATCOM ac current and voltage diagram where phasors 
IQ and Ip represent the ac current 1, components that are in quadrature and in phase with 
the ac system voltage V, respectively. The dc current Ide and voltage Vdc are s h o w  in 
Figure 3.2 (b). If the losses in the STATCOM circuit are neglected and it is assumed that 
real power exchange with the ac system is zero. then the active current component lp and 
dc current Ide are equal to zero; the ac current 1, is equai to the recictive component Io in 
this case. In Figure 3.2 (a) for the real and reactive power flows positive rneans that 
power is going into the STATCOM while negative means that the power is going out of 
the STATCOM. 
Varying the amplitude of the converter three-phase output voltage V, controls the 
reactive power generation/absorption of the STATCOM. If the amplitude of the 
converter output voltage V, is increased above the amplitude of the ac systern bus 
voltage V,, then the ac current 1, flows through the transformer reactance from the 
converter to the ac system generating reactive power. In this case, the ac system draws 
capacitive cunent that leads by an angle of 90' the ac system voltage, assuming that the 
converter losses are equal to zero. The ac cunent flows from the ac system to the 
voltage-sourced converter if the amplitude of the converter output voltage is decreased 
below that of the ac system, and consequently the converter absorbs reactive power. For 
an inductive operation, the current lags the ac voltage by an angle of 90'. assuming again 
ihat the converter losses are neglected. If the amplitudes of the ac system and converter 
output voltages are equal, there will be no ac current flow idout of the converter and 
hence there will be no reactive power generationlabsorption. 
Figure 3.2 - Sr4 TCO1Lf phasor diagrums (a) ai ac t e r m h f s  and 
(b) ut dc ferrnimls [ I  I l  
The ac current magnitude can be calculated using the following equation: 
assurning that the ac current flows from the converter to the ac system. V,,, and V, are 
the magnitudes of the converter output voltage and ac system voltage respectively, while 
X represents the coupling transformer leakage reactance. The corresponding reactive 
power exchanged can be expressed as follows: 
where the angle a is the angle between the ac system bus voltage V, and the converter 
output voltage V,,,. 
Figure 3.3 (a) shows the case when the angle a is equal to zero and there is no real 
power transfer between the converter and ac system. Thus. the real power exchange 
between the converter and the ac system can be controlled by phase shifling the converter 
output voltage V, with respect to the ac system bus voltage V,,. The converter supplies 
real power from its dc capacitor to the ac system if the converter output voltage leads the 
corresponding ac system voltage as is shown in Figure 3.3 (b). whereas the converter 
absorbs real power from the ac system if the converter output voltage is made to lag the 
ac system voltage, see Figure 3.3 (c). The amount of exchanged real power is typically 
small in steady state; hence, the angle a is also small (couple of degrees in steady state). 
The real power exchange between the voltage-sourced converter and the ac system can be 
calculated using: 
V&,, sin u 
P = 
X 
The real and reactive power generated or absorbed by the voltage-sourced converter 
c m  be controlled independently of each other, provided that the voltage-sourced 
converter is connected to a dc storage battery, dc voltage source or another voltage- 
sourced converter instead of a dc capacitor. The real power that is being exchanged by 
the transmission system must be supplied or absorbed at its dc terminals by the dc energy 
storage or any other previously mentioned device. In contrast, the reactive power 
exchange is internally generated or absorbed by the voltage-sourced converter, without 
the dc energy storage device playing any part in it. The converter simply interconnects 
the three-ac teminals in such a way so that the "reactive" current can fiow freely 
between them [JZ]. In theory, an infinitely small capacitor could be used on the dc sidc if 
the connected ac system is symmetrical. However, since the ac systems are exposed to 
different unbalanced disturbances and the converter's valves cannot switch fast, together 
with a limited response speed of the control system, a sufficiently large capacitor should 
be used in practice to diminish variation on the dc side voltage. 
Figure 3.3 - STA TCOM phasor diagrums for (a) steady-state operation. 
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The energy going into the converter at its ac terminals has to be equal to the energy 
lost due to switching plus the energy stored in dc capacitor and vice versa. i.e.. 
Closer inspection of the dc current shows that the converter draws a rippled current 
fiom the dc capacitor. The reason for this is that the converter output voltage waveform 
is not perfectly sinusoidal; the amount of npple (harmonics) depends on the method used 
to obtain the output wavefoms (multi-converter configuration of two or three-levels or 
PWM methods). Since the voltage waveform is not perfectly sinusoidal, the 
instantaneous power going infout of converter will follow these changes (ripples). 
resulting in a nppled dc current. While the average value of the dc current is zero in 
steady state, during transients this current follows the changes in the output waveforms to 
maintain the desired mean dc voltage. 
3.3 STATCOM Control Systems 
An advantage of the PWM based control technique is the possibility of independent 
active and reactive component control of the converter output current. but due to low 
switching frequency of the currently available semiconductor switches. this technique has 
not yet been used in high voltage ~pplications. Furthermore, the phase control technique 
does not need tilters to "clean" up the converter output waveforms. as it allows the 
comection of a number of converters to switch together in a high pulse mode. The 
STATCOM built for the Tennessee Valley Authority in 1995 generates a 48-pulse output 
voltage waveform by electro-magnetically combining 8 square wave outputs per phase 
141 1. 
The control scheme proposed in [Ml controls reactive current of the VSC by 
controlling the phase shift (a) of the converter output voltage. which in tum controls the 
real power flow between the ac and dc sides and thus the dc voltage. The dc component 
of the converter current is obtained by performing a-p and d-q transformations on the 
measured instantaneous three phase currents. This transformation is important since it 
allows easy and independent control of the active and reactive components of the current. 
This transformation is explained in more detaii in Appendix A. 
Reference [45] provides details of the mathematical derivation of control equations 
and the control algorithms used in two possible cases, depending on the dc voltage 
control. The dc voltage is kept constant (PWM control) in the first algorithm. while the 
second allows the dc voltage to Vary in response to changes in ac system bus voltage 
(phase control). In this case, d-q decomposition of the converter ac current was used to 
control the converter response to an unbaianced fault. 
The authors in [46] present an approach for the dynarnic control of voltage-sourced 
converter based FACTS controllers. which uses a linear multi-variable approach based on 
state space theory. Modeling and control of the system were carried out in a synchronous 
d q - h e .  In [47], the authors use the work presented in [44] to discuss the use of a 
PWM based control system to control over-currents caused by an unbalanced single- 
phase fault placed at the ac bus where the STATCOM is connected. The sarne objective, 
the STATCOM control is discussed in [48]. In both papers, the STATCOM operates 
during the ac faults, showing that blocking the VSC during temporary ac faults is 
inadequate. 
In this thesis, the STATCOM control system is treated similarly to the control 
system designed for a SVC. as presented in [37]. A phase control technique is 
implemented knowing that the rrror caused by a difference in measured ac system bus 
voltage magnitude and a set value is directly proportionai to the phase angle difference u 
between the ac system bus voltage and the STATCOM output voltage. A PWM based 
control technique is also investigated since that real power flow in and out of the 
STATCOM can be controlled by controlling the dc bus voltage. while the reactive power 
generatiordabsorption is directly proportional to the magnitude of the STATCOM output 
voltage. New and more advanced control strategies. such as H, or adaptive nonlinear 
controls have been proposed for STATCOM control [44.49]; however. these are beyond 
the scope of this thesis leaving them for future research. 
3.3.1 Test System Description 
In order to study in detail the STATCOM under phase and PWM controls. a test 
system, introduced in [50] and modified to serve the purpose of this thesis. has been 
implemented in the EMTP. The 10-bus test system operates at 230 kV and is s h o w  in 
Figure 3.4. The system consists of a 245.5 MW, 13.8 kV generator with Automatic 
Voltage Regulator (AVR) and a A - Y step-up transformer; an infinite bus with its 
corresponding Thevenin impedance is modeled as an ideal voltage source and a coupled 
2-matrix, respectively, to represent a system equivalent. The test system is made of 
several transmission lines of various lengths. where long lines are modeled with 
distributed parameters. while short length lines are modeled as 3-phase iI equivalents. 
There are two loads modeled as impedance loads, while the corresponding step-down 
transfomers are simply modeled using their leakage reactances. 
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33.2 Phase Control Technique 
A STATCOM, used to regulate the voltage level at Bus 8 in the test system, is 
modeled as a three-phase, twelve-pulse voltage-sourced converter that is connected to the 
ac system through an appropriate transformer. The basic building block of the 150 Mvar. 
230 kV STATCOM circuit is the six-pulse converter shown in Figure 2.1 and explained 
in detail in Section 2.3.1. It is important to emphasize that the STATCOM model. 
includes al1 GTO valves and diodes. with the required snubber circuits to reduce dgl and 
d ~ t  due to valve switching. The STATCOM control circuit is also modeled in great 
detail. 
The control of the STATCOM is achieved by variations in the switching angle of the 
controlled semiconductor swltches, so that the fundamental component of the 
STATCOM output voltage lags or leads the ac system bus voltage by a few degrees. 
This causes real power to transiently flow in or out of the converter. thus changing the dc 
capacitor voltage and consequently the magnitude of the STATCOM output voltage. The 
modeled twelve-pulse STATCOM circuit i s  s h o w  in Figure 3 S. The circuit consists of 
two six-pulse converters connected in series on the ac side of the circuit with a 150 Mvar. 
230 kV / 6 kV summing and intermediate transformer. 
The dc sides of the two converters are connected in parallel and share the same dc 
capacitor. Thry cm also be connected in series on the dc side in twelve-pulse operation. 
with twice the dc voltage and, consequently, twice the converter output ac voltage. 
However, this kind of connection is avoided due to the fact that the two dc buses 
(capacitors) must have equal voltages. From the ac side, the converters are connected in 
series through the series connection of the iine-side windings of the intemediate 
transfoimer to provide appropriate cancellation of the characteristic harmonies. It is 
possible to connect the converters in paraIlel on the ac side, but that would require 
transfomers with special windings and would increase the total cost of the STATCOM. 
A passive filter is connected to Bus 8 to prevent the 1 lh, 13" and ~ 3 ' ~  and higher 
harmonies from penetrating into the ac system. At fundamental frequency. the filter is 
capacitive with 65 Mvar of reactive power. 
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Figure 3.5 -Twelve-pulse series connected STA TCOM circuit 
Figure 3.6 shows the control block modeled in the EMTP and used for voltage 
regulaiion in a power system. The actual voltages from "NETWORK", Le.. voltages at 
the Bus 8, are measured and their signals are transferred to EMTP-TACS using type30 
voltage sources. TACS is an acronym for Transient Analysis of Control Systems and is 
used to digitally simulate analog controi functions while "NETWORK" depicts the ac 
system part of the test system modeled in the EMTP which is then used as inputs to a 
voltage synchronization block to generate a set of balanced phase voltages. The 
generated set of voltages is then used as an input to the gate pulse generator responsible 
for proper tum-on and tum-off of the GTO valves. The signal from the type-90 sources 
is also used as an input to the p.u. voltage reguiator after being properly scaled to per unit 
values. The output of the p.u. voltage regulator, Le., the firing angle a in seconds is 
measured after the reference voltage vs(t) zero crossings and is used as one of the inputs 
to the gate pulse generator. 
1 1 Actual Voltages from 1 
Figure 3.6 -TA CS block for voltage regutarion [50] 
The p.u. voltage regulator for the twelve-pulse STATCOM is show in more detail 
in Figure 3.7. It has the following functions: 
Measure the actual voltage at Bus 8 using type30 voltage sources. The signal, 
representing the instantaneous voltage at a given time, is then sent to a RMS 
calculator device (TACS code number is 66). The RMS value is multiplied by fi 
and then divided by the base voltage of 230 kV to obtain the p.u. value. which is the 
signal V8puA. 
If the signal V8puA is greater than the ordered voltage signal VSsignal, then the error 
signal VBerr is positive. The integrator output V81 increases, which. in tum. 
increases the firing angle a and the voltage on the dc capacitor. As a final outcome, 
the ac voltage at the bus where the STATCOM is connected increases. 
The regulator path V8G gives a gain proportional to the error signal. while the 
regulator path V8H gives a gain related to the rate of voltage error change. This 
improves the response of the regulator, so that it can change voltage rapidly if there is 
a sudden disturbance or load change. 
Figure 3.7 -EItîTP - Til CS bloc& for p. u. voltage regdation 
The integrator output V81 is designed ço that I p.u. corresponds to 180' of firing 
angle a. The initial value is set to O. To avoid extreme swings of a under transient 
conditions, the integrator output is limited between O (a , , ,=~~)  and 0.1 (am,=1 8')). 
This also limits the maximum dc voltage and STATCOM output current. The firing 
delay angle a is multiplied by 0.00833 to convert the angle from radians to seconds. 
The gate pulse generator uses the value of the finng angle a given in seconds to 
generate a GTO valve firing pulse exactly (90' + a) degrees after the natural zero 
crossing of the particular ac voltage. The gate pulse generator concept is adopted from 
[50] and shown in Figure 3.8. The actual three-phase voltage at Bus 8 is tracked for its 
zero crossings, and the voltage synchronizing voltage block is used to generate a set of 
balanced phase to neutral voltages VaY, VbY, and VcY. 
The scheme shown in Figure 3.8 generates the pulses for the six-pulse converter 
connected to the Y transformer converter winding. For the six-pulse converter connected 
to the h transformer converter winding, the pulses Pl  A, P4A, etc. are shifted by 1.39 ms, 
i.e.. 30'. from the corresponding pulses of the Y transformer secondary winding. This 
technique used to produce the firing pulses is known as Equidistant Firing Pulse Control 
and is used in balanced power systems. 
Figure 3.8 -TA CS block for gare pulse generator 
A voltage synchronizing block, similar to the one explained in [50], is designed to 
track the actual phase voltages at Bus 8 and to generate a set of balanced voltages that 
truly follow the phase voltages at Bus 8, in its voltage magnitude and phase angle. This 
set follows the reference voltage zero crossings and is used as the input to the gate pulse 
generator. 
Thus, the ac voltage in phase a, in general and including harmonics. c m  be represented 
as: 
The fundamental component is given by: 
v,,(t) = Ca cosut + Sa sin ut (3.6) 
where the coefficients C,and Sa represent the Fourier coefficients. On the other hand. the 
positive sequence components of the tracked phase voltages, in the time domain, cm be 
expressed as: 
1 
Y',, (t) = -[(Vmcos(o t + 0, ) + V,,cos(o t + 0, + 1 20° ) 
3 
+ V,,COS(W t + @, - 1 20° )] 
which results in: 
= C, cosot + ~ , c o s ( o t  + 120°)+~,cos(ot  -1209 
-Sasinut -Sbsin(at +120°)-S,sin(ot -120') 
Similady, equations for v&) and v,,(t) can be derived and included in the voltage- 
synchroniùng bloc k. 
3.3.3 PWM Control Technique 
The conventional method for harmonic reduction in schemes employing GTO-based 
STATCOMs is the combination of two- or three-level VSCs through phase-shifting 
transfonners. This cancels characteristic harmonic orders produced by the 6-pulse 
operation of the converter. In applications involving the transmission systern, however. 
phase-shifting transfomen cm increase dramatically the complexity and size of the 
STATCOM. The PWM control of voltage-sourced converter is based on multiple pulses 
with adjustable width to Vary the ac output voltage. Increased number of pulses reduces 
the presence of the low order harmonics but increases the switching losses. Also. the 
impact of increased higher harmonics, audible noise. etc., has to be justified by 
appropriate gains in other areas. such as the elimination of the need for a specialized 
transformer as required in two or higher level converter applications. 
A 150 Mvar, 230 kV STATCOM is modeled as a three-phase, PWM-controlled VSC 
c o ~ e c t e d  at Bus 8 in the test system shown in Figure 3.4. The basic building block is 
made up of a three-phase ideal Y - A transformer and a two-level PWM-controiled 
converter. The controlled semiconductor switches are switched ai a frequency of 900 Hz 
(1 5 times the fundamental frequency), according to the control law explained in section 
2.3.3 2. They are modeled as ideal switches having a small resistance connected between 
two switches to mode1 on-state voltage drop and, at the same time, fulfill the EMTP 
requirement that two nodes, as well as two switches, need to be separated by a passive 
element. RC parallei snubber circuits are c o ~ e c t e d  across the switches to 
reducedvldt spikes due to switching, while an inductance is connected between the 
switches to smooth the converter output current. The modeled PWM-controlled basic 
STATCOM circuit is shown in Figure 3.9. 
I Point of connection 
Figure 3.9 -P WM conrrolIed STA TCOiCf circuit 
to Bus 8 
The control of the STAKOM is achieved using the Sinusoidal Pulse Width 
Modulation method. where a sinusoidal control wavefom of fundamental frequency is 
compared with a triangular wavefom of a desired switching frequency. Thus. 
- 
v n h ( 0  
vndr) - 
v,, = m,VdCcos(~t +O - a) (3.9) 
PWM ~ontrol v d C  
Circuit 
where vco, vca, v, denote the control waveforms, while vu is the carrier wavefom which 
defines number of pulses per cycle. The control waveforms are synchronized to the 
reference voltage, Le. the Bus 8 phase voltage, and have the amplitude of m,Vd,. The 
variable m, is the modulation ratio and represents the output of the ac systern voltage 
control loop while Vdc is die tiltered dc voltage. The iriangular waveform v, is also 
synchronized to the Bus 8 phase voltage. witb amplitude Vdc and angular frequency 15 
times the fundamental. The angle a is the output of the dc voltage control ioop. 
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A hierarchically structured control system, s h o w  in Figure 3.10, that utilizes the 
capabilities of the PWM-controlled STATCOM, regulates the voltage of the transmission 
system. The STATCOM controller consists of three major loops that provide 
synchronization with the ac system voltage, maintain the dc capacitor voltage at constant 
level and regulaie the ac system voltage. The instantaneous voltages at Bus 8 are 
measured and their signals are used as inputs to the Voltage Synchronization block. 
which is used to calculate using Fourier analysis the ideal harmonic free voltage 
waveforms and the angle 0. 
Actual Voltages fiom 
NETWORK 
Angle a + 
The design procedure for dc and ac system voltage loops is based on the respective 
tirne response requirements. The transient response of the PWM-controlled STATCOM 
is determined by the ac system voltage control loop, which has to be fast enough to force 
the ac system voltage to track the voltage reference waveform closely. On the other 
hand, the time response of the dc capacitor voltage control loop does not need to be fast, 
so it is selected to be at most one third of the speed of the ac system voltage loop 
response. in order not to interfere with the operation of the latter. Thus, these loops c m  
be designed as two independent systems of similar control block structure as the one 
shown in Figure 3.1 1. 
The objective of the dc voltage control loop is to maintain the dc capacitor charged 
at a set reference voltage. ïhe error of the DC voltage regulation loop is used to change 
the phase difference between the fundamental components of the ac system voltage and 
the STATCOM output voltage. Consequently, the converter exchanges incremental 
arnounts of real power with the ac system charge or discharge the dc capacitor to 
maintain the required value. 
Figure 3.11 - The general block diagrarn of the voltage control .stems 
The detail block diagrarn of the closed loop dc voltage control system is show in 
Figure 3.12. At low frequencies. the dc voltage loop has characteristics of a first order 
system and its transfer function c m  be approximated by: 
where ha is the variation of the phase-shift angle between the converter output voltage 
and the corresponding ac system voltage, A, is the compensator open loop gain and o, 
is the open loop break frequency [57]. Applying a standard design approach. a PI 
controller is used, with the following hnctions: 
(1) The integral term 1, with a transfer function ki /s  is required for steady-state 
accuracy. since the loop has a finite dc gain resulting from the losses. 
(2) The proportional term P. of gain k,, allows for a required bandwidth to be 
ac hieved. 
The transfer function of the PI controller is given by: 
where a l  =dP . The break frequency op, ir made equal to the open loop break 
frequency a,. The closed loop transfer function of the dc voltage control system is: 
where K, is the gain of the volts to angle conversion and K, is the gain of the voltage 
feedback transducer. The closed loop break frequency o, is equal to: 
From the equation (3.16): 
Some additional blocks are added into the dc voltage controller after analyzing some 
EMTP simulations, such as the blocks with VDcû and VDCH outputs, shown in Figure 
3.12. The regulator path VoCG gives a gain proportional to the error signal. while the 
regulator path VWH gives a gain related to the rate of dc voltage error change; this 
irnproves the response of the regulator. Also, the PI gains are adjusted with respect to the 
theoretically derived ones after some EMTP simulations. 
Under steady-state operating conditions, the dc voltage control loop keeps the dc 
voltage constant. However, transient changes in the ac system voltage command signal, 
which result in changes in the converter output current amplitude, generate voltage 
fluctuations across the dc capacitor. Their amplitude can be controlled effectively with 
an appropriate choice of dc capacitor. An overvoltage is created when the converter 
output currents are forced to reduce their amplitude, and conversely, an undervoltage is 
generated when the output currents are forced to increase their amplitude. 
The amplitude of the resulting capacitor fluctuation depends on the size and duration 
of transient changes in the converter output current. The maximum overvoltage value is 
given by: 
where 
is the maximum voltage across the dc capacitor, 
is the steady-state dc voltage, 
is the instantaneous capacitor current. 
Figure 3. I2 - TACS block for dc voltage regdarion 
From equation (3.19). the value of the dc capacitor can be calculated as: 
where 
AV = Vcm, - V, is the ailowed voltage fluctuation. 
The ac system voltage replation control loop is shown in Figure 3.1 3. The ac 
system voltage at the Bus 8 is controlled by changes in the reactive current of the 
converter. This curent is capacitive (leading), if the fundamental voltage generated by 
the converter is higher than the fundamental voltage of the line; othenvise, it is inductive 
(lagging). The rms of the fundamental voltage of the STATCOM varies by varying the 
amplitude modulation ratio. Consequentl y, the reactive power is exchanged with the 1 ine. 
keeping the ac system voltage at the desired value. A PI controller is selected for the ac 
system voltage control loop, since it can achieve zero steady-state error in tracking the 
reference ac system voltage signal. The proportional and integral gain are kept close to 
those of the dc voltage control loop, but gain K, is chosen to be 3.75 bigger making this 
control loop much faster. 
Figwe 3.13 - TACS bloc& for p. 14. voltage regdation 
The gate pulse generator block is shown in detail in Figure 3.14. This is the most 
basic and fastest loop of the controller and synchronizes the tiring pulses of the converter 
with the ac system voltage. A constant switching frequency is achieved by comparing a 
sinusoidal waveform with a carrier waveform. The purpose of introducing the carrier 
waveform is to stabilize the converter switching frequency, forcing it to be constant and 
equai to the fiequency of the triangular waveform. 
Since EMTP does not provide already built a triangular waveform, the sinusoidal 
waveform of 15 times of the fundamental frequency has been used. The error produced 




f v,,. = m8vK cos (ut+@,-a) . 
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Figure 3.14 - SP WM -TACS block for gate pulse generator 
3.4 EMTP Time-Domain Simulations 
3.11 Capacitor Bank 
Figure 3.15 shows the EMTP results for the test system show in Figure 3.4 with 
capacitor banks connected at Bus 8, such that the voltage is 1.0 p.u. at nominal load 
conditions. Increases in load power dernand at Bus 10 reduces voltage to an 
unacceptable low value of 0.84 p.u. at a maximum load of 225 MW. It is interesting to 
note that the measured load power demand essentially stays the same, even though that 
load kvas increased in two steps at 5 s and 6 s because the load is modeled as an 
impedance, which is sensitive to the voltage magnitude. Decreases in load voltage yield 
a reduction in load power demand that have a stabilizing effect on the overall power 
system behavior. 
The capacitor banks are passive compensators lacking fast control. Increases in load 
power demand lead to depressed voltages. which in turn decrease the reactive power 
generated by the capacitor banks, as the reactive power generated by a fixed capacitor is 
proportional to the square of the voltage. Therefore, the least reactive power is produced 
when it is needed the most. Electronically controlled capacitor switching is a possible 
alternative but would be generally inferior to the dynamic and continuos reactive power 
capability of a STATCOM. Thus. a STATCOM can be used to minimize the magnitude 
and duration of system disturbance by regulating the voltage at Bus 8. A compromise the 
significant costs associated with high capacity STATCOMs, is the combination of 
capacitor banks and smaller rating STATCOMs. Capacitor banks could be used as basic 
voltage control, while the STATCOM would be responsible for the dynarnic regulation of 
the voltage. 
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3.4.2 STATCOM with Phase Control 
A voltage profile in the test system shows dynarnic amplitude and frequency 
variations due to the load changes at 5 s and 6 S. Hence, to keep the voltage in the system 
at an acceptable level, a k 150 Mvar STATCOM is connected at Bus 8. There is 65 
Mvar of reactive power from the passive tilters connected on the line side of the 
STATCOM transformer at the fundamental frequency. 
The results obtained with the STATCOM added to the system are depicted in Figure 
3.16 and Figure 3.17. Figure 3.1 6 shows the intemal generator phase angle and the AVR 
controlled generator terminal voltage; the instantaneous ac voltage at Bus 8. the 
STATCOM ac output current. and the dc voltage and current at the dc capacitor are also 
shown. The ac voltage at Bus 8 has a sinusoidal shape and does not contain harmonics 
due to the presence of passive filters. The STATCOM ac output cunent is measured at 
the primary side of the transformer and clearly shows its reaction to an increase in load 
power demand. 
Observe that the dc voltage increases from 7.8 kV at 4 s to 8.5 kV at 5 S. and finally 
to 8.6 kV at 6 s, consequently increasing the STATCOM ac output voltage according to 
the equation V,,,,,, = 0.9Vdc, where 0.9 is the constant that relaies the dc voltage to the 
fundamental STATCOM ac output voltage for the twelve-pulse converter. The 
STATCOM control circuit allows 15 percent increase in Vds from its rated voltage of 7.5 
kV; beyond that value the dc capacitor should be protected by keeping the control output 
angle a at its maximum value a,. 
The average dc current is equal to zero at steady state conditions. There are positive 
deviations at the two transient periods at 5 s and 6 S. due increments in the angle u. The 
load demand increase is matched by an increase in the instantaneous STATCOM output 
current. which in tum increases the instantaneous dc current. as the real power on the ac 
and dc sides of the converter must be the same if the losses are neglected. 
In Figure 3.1 7, the load power demand changes are shown. Notice that the 
STATCOM control adjusts the angle a so that at 4 s the STATCOM draws capacitive 
current of 0.12 p.u., at 5 s it becomes 1 p.u., and at 6 s it changes to 1.5 p.u. The ac 
system voltage is maintained ai 1 .O p.u., as required by the control, except at 6 s when it 
drops to 0.985 p.u. due to the limit in angle a; the dc voltage stays at 8.6 kV which is 
close to the dc capacitor voltage limit. while the reactive power output of the STATCOM 
is 150 Mvar, which corresponds to the maximum capacitive current limit. 
It is possible to temporarily increase the STATCOM output current by 
approximately 25% to 35% to respond to transient conditions in the system. It has to be 
noted that the magnitude and duration of the allowed overcurrent is different for 
inductive and capacitive regions of operation. The STATCOM can sustain this transient 
limit for about 2 s after which it has to be retumed to its steady-state limit using the 
control circuit to reduce the angle a. The STATCOM responds to any changes in the ac 
system voltage within 2 cycles. due to the relatively small transformer reactance. which 
allows almost instantaneous changes in the STATCOM ac output current to compensate 
for system voltage variations. 
After evaluating the STATCOM response to changes in system load demand. studies 
were undertaken to determine the STATCOM response and appropriate protections in the 
case of severe three-phase and line-to-neutral faults placed at Bus 6. The fault is cleared 
after 6 cycles by disconnecting the faulted transmission line. The resulting protection 
scheme permits the STATCOM to remain operative during the duration of the fault as 
s h o w  in Figure 3.18 and Figure 3.19. The protection scheme temporarily reduces the 
var capacity by keeping the angle a at the value when the STATCOM output ac current 
reaches its maximum pre-set value. As soon as the current resumes the allowed value. 
the angle a is free to change in response to system voltage changes. During the fault. the 
voltage at Bus 8 falls almost to 50 percent of its pre-set value of 1 pu.. while maximum 
capacitive current is provided by the STATCOM. The fundamental current component. 
in al1 three phases. is approximately 2.0 pu. during the fault. Therefore. the STATCOM 
is capable of transiently providing capacitive current in excess to the nominal 1.0 pu. 
Figures 3.20 and 3.21 illustrate the response of the STATCOM to the most comrnon 
power system fault. single-phase line-tu-ground fault. The fault is applied for 6 cycles at 
Bus 6, phase A. The figures illustrate the capacity of the STATCOM to provide 
maximum capacitive current during low voltage conditions. The hdamental  component 
of the STATCOM output current jumps from 1 .O p.u. in the steady state to approximately 
1.9 p.u. during the fault. As it c m  be seen here, the STATCOM output is the same for al1 
three phases even though the applied system disturbance is clearly unbalanced. This 
could be remedied by changing the existing control circuit to one where each phase of the 
STATCOM output voltages and currents are monitored and controlled independently. 
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Figwe 3.16 - Phase controlled STATCOM response to changes in lood conditions 
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Figitre 3.17 - Phase cuntrolled STATCOM response tu chcnges in load conditions 
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Figiim 3.21 - Phase conrrolled STATCOM response to a single-phase facilt lit Btcs 6 
3.4.3 STATCOM with SPWM Control 
The dynamic response to changes in load conditions for a Sinusoidai PWM (SPWM) 
-controlled STATCOM connected at Bus 8 are depicted in Figure 3.22 and Figure 3.23. 
The load power demand is changed in two steps; at 5 s and 6 s, the three-phase load 
power demand at Bus 10 is increased, as s h o w  in Figure 3.23. An increase in the load 
power demand reduces the voltage profiles of the line, which is then corrected by the 
actions of the STATCOM. The p.u. voltage at Bus 8 is shown in Figure 3.23. 
Notice in Figure 3.22 that the dc voltage in the PWM controller is kept constant at 
25 kV. The dc voltage at the PWM-controlled STATCOM has to be kept sufficiently 
high to provide enough margin for the changes in the modulation ratio m,. Figure 3.22 
also shows the instantaneous STATCOM output current waveform. A closer inspection 
of the waveform shows a small dc component. which could be assigned to the presence of 
the filter inductance in the STATCOM circuit used to "smooth" the STATCOM output 
current. 
The STATCOM response to a severe three-phase fault is s h o w  in Figure 3.24 and 
Figure 3.25. The fauit is applied at 0.455 s at Bus 6 and is cleared by opening the breaker 
between Bus 3 and Bus 5 afler 6 cycles. During the fault, the voltage at Bus 8 falls to an 
unacceptable low value of 0.35 p.u., which leads to an instant STATCOM response in an 
atternpt to support the voltage magnitude. During this period, angle a has reached its 
maximum allowed value of 25'. helping in the recovery of the dc voltage during the fault. 
AAer the fault, the dc voltage, as well as the Bus 8 voltage. experience an ove~oltage, 
which is then reduced by a reduction in the angle a. 
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Figure 3.23 - SP WM controlled STATCOM response to changes in lond conditions 
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The general concepts of power system stability under shunt compensation are 
described dong with the theory and basic equations of a STATCOM. Historical 
development of the high power electronic converters was reviewed. 
The performance of the STATCOM is discussed and compared with respect to a 
conventional SVC, from the point of view of the mitigation of stability problems in 
power systems. It is shown that the STATCOM provides better performance than the 
SVC in the enhancement of dynarnic and transient stability. The total cost associated 
with the STATCOM is generally higher than the cost of the SVC; however. it is 
concluded that with further developments in the power electronics industry, the cost of 
the STATCOM will be more competitive. 
A twelve-pulse STATCOM, using two two-level voltage-sourced converters. is 
successfully modeled in the EMTP, including a detailed representation of the valves and 
the accompanying snubber circuits. Also, the PWM based STATCOM is modeled in the 
EMTP using a one two-level voltage-sourced converter. The presented time-domain 
simulations in EMTP verify the adequate operation of the designed controller. 
demonstrating successfÙ1 applications of two kinds controllers, Le.. PWM and phase 
controllers. The implementation and the design for the PWM controller are simpler than 
for phase control, due to the easy separation of the active and reactive components of the 
STATCOM output curent without a need for a d-q decomposition. This will be 
pariicularly important in designing a controller for the UPFC, which has the inherent 
capability to control active as well as reactive power flow. Also, independent controi of 
each phase voltap is only achievable in the PWM control. It is shown that classical and 
simple PI controllers are suitable for STATCOM control. 
The PI-based controllers have shown satisfactory response in the symrnetrical three- 
phase ac system conditions. As ac systems are exposed to different disturbances, for 
instance a single-phase fault is the most common fault in the ac system which give non- 
symmetrical operating conditions, it is necessary to improve the STATCOM response 
when three-phases are non-symmetrical. For a STATCOM with PWM-based controller, 
the fundamental component of converter output voltage can be easily controlled from the 
maximum value to zero independently in each phase. Therefore, it is possible for the 
PWM convcrter to control each phase cunent independently. This is noi possible for 
phase-control based STATCOM due to fact that al1 three phases are directly proportional 
to the dc voltage. without possibility CO adjust them independently. 
Cbapter 4. 
SERIES YNCHRONOUS STATIC OMPENSATOR 
SSSC 
4.1 introduction 
This chapter addresses the problem of controlling and modulating power tlow in a 
transmission line using a Synchronous Static Series Compensator (SSSC). The EMTP 
simulation studies, which include detailed representations of twelve-pulse and PWM- 
controlled SSSC, are conducted and the control circuits are designed. The developed 
control strategies for both twelve-pulse and PWlîontrolled SSSC use direct 
manipulations of control variables instead of typical d-q transformations, which further 
simplifies the control circuits, as s h o w  in sections 4.5.2 and 4.5.3. 
The STATCOM and UPFC operating principles and control circuit design are 
docurnented more extensively in the literature than the SSSC operating characteristics. 
particularly with regards to control circuits design. This thesis explains in detail the 
SSSC operation and control circuit design process. which should be beneficial for hiture 
research work. For example, the PWM-controlled SSSC presented in this thesis is not 
properly documented in the literature, even though the idea itself is not new. 
Again, the developed SSSC models, as in the case of the STATCOM models. are 
unique, since the EMTP implementation is not an easy task. Furthemore, the models 
developed are included into a redistic test system. which cannot be found in the current 
literature. The presented detailed rnodels of the SSSC are particularly usehl in control 
and protection circuits design. as these realistically reproduce the controller response in a 
power system. 
4.2 Basic Operating Principles 
The SSSC controller consists of a soiid-state VSC with several GTO thyristor 
switches, or any other semiconductor switches with intrinsic turn-O ff capability valves. a 
dc capacitor. a transformer, and a controller. The basic converter circuit is already 
explained in Chapter 2; it is important to note that several of the VSCs cm be connected 
together through a transformer of sometimes a complex and custom made design 
configuration. The number of valves, and the various configurations of the transformer 
d e p d  on the desired quality of ac waveforms generated by the SSSC. Another 
approach involves P WM-controlled VSCs where the quality of the ac output waveforms 
depends on the switching frequency. 
The line side transformer winding is connected in series, placing the VSC also 
effectively in senes with a transmission line, and thus allowing series compensation of 
the line. The SSSC is used to generate or absorb reactive power from the line, and hence 
can be utilized as a transmission line power flow controller. Basically, it generates on its 
output terminais a quasi-sinusoidal voltage of variable magnitude in quadrature with the 
transmission line current, if the SSSC losses are neglected. Thus, the line injected 
voltage emulates a capacitive or an inductive reactance in series with a transmission line. 
which increases or decreases the total transmission line reactance, resulting in a decrease 
or increase of the power flow in the transmission line. 
In general, the SSSC can be viewed as analogous to an ideal synchronous voltage 
source as it can produce a set of three-phase ac voltages at the desired fundamental 
fiequency of variable and controllable amplitude and phase angle. It also resembies a 
synchronous compensator, as it cm generate or absorb reactive power from a power 
system and can, independently from the reactive power, generate or absorb real power if 
an energy storage device instead of the dc capacitor is used in the SSSC. 
The SSSC is typically restricted to only reactive power exchange with the nearby ac 
system, neglecting the small amount of real power used to cover the circuit and switching 
losses, because of the relatively small SSSC capacitor. If the dc capacitor were replaced 
with an energy storage system, the controller would be able to exchange real power with 
the ac system and compensate for the transmission line resistance. Altematively, a 
STATCOM could send real power to the SSSC through a common dc capacitor. The 
combined controller formed by this connection is called a Unified Power Flow Controller 
(UPFC). as explained in more detail in Chapter 5 .  
Figure 4.1 shows a functional model of the SSSC where the dc capacitor has been 
replaced by an energy storage device such as a high energy battery installation to allow 
active as well as reactive power exchanges with the ac system. The SSSC's output 
voltage magnitude and phase angle can be varied in a controlled rnanner to influence 
power flows in a transmission line. The phase displacernent of the inserted voltage V, 
with respect to the transmission line current Ilin,, determines the exchange of real and 
reactive power with the ac system. 
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Figure 4. I - Rinctional model dSSSC 
Figure 4.2 shows the SSSC operation in four quadrants, again assuming an energy 
storage device connected at the SSSC's input terminals. The line current phasor Il,,,, is 
used as a reference phasor rvhile the injected SSSC voltage phasor is allowed to rotate 
around the centre of the circIe defined by the maximum inserted voltage Vr . 
Theoretically. SSSC operation in each of the four quadrants is possible, but there are 
some limitations to the injected SSSC voltage due to operating constraints of practical 
power system. 
Figure 4.2 - SSSC phasor diagram 
In capacitive mode, the injected SSSC voltage is made to hg  the transmission line 
current by 90'; in this case, the SSSC operation is similar to the operation of a series 
capacitor with variable capacitance k&, Le., Vpq = -jkX,Ilin,, where k is a variable. 
By this action, the total transmission line reactance is reduced while the voltage across 
the impedance is increased, leading to increase in the line currents and transmitted power. 
This action is illustrated in Figure 4.3. 
II is also possible to reverse the injected SSSC voltage by 180'. i.e.. 
- Vpq = jkXcIline. causing an increase in the transmission line reactance. which results in 
a decrease of the line current and transmitted power. While this equation for V,, shows 
changes in the phasor magnitude and phase angle, it can be somewhat misleading, since it 
shows that the series injected voltage magnitude is directly proportional to the line 
current magnitude. In reality, this is not m e ;  the inserted voltage magnitude is set by the 
SSSC control and is independent of the network impedance and. consequently. line 
current changes. In Figure 4.3, it is assumed that the SSSC losses are zero and. therefore, 
the series injected voltage is in perfect quadrature with the line current, leading or 
lagging. 
The operating conditions that limit the SSSC operation from the power system point 
of view are also depicted in Figure 4.3. The SSSC cm increase as well as decrease the 
power flow in the transmission line by sirnply revening the operation from capacitive to 
inductive mode. In the inductive mode, the series injected voltage is in phase with the 
voltage drop developed across the line reactance; thus, the series compensation has the 
same effect as increasing the line reactance. If the series inserted voltage magnitude is 
larger than voltage drop across the uncompensated line, i.e., Vpg 2 VLine, the power flow 
will reverse. This fact can limit the SSSC operation to values of V,, 5 VLinr. as in 
practice, it would be unlikely to use the SSSC for power reversal. Also, if the rating of 
the SSSC controller is high, it is possible to increase or decrease the receiving end 
voltage above or below the typical operating voltage range of 0.95 p.u. - 1.05 p.u.. but 
with possible negative consequences for other system devices. 
The SSSC output current corresponds to the transmission Iine current, which is 
affected by power system impedance, loading and voltage profile, as well as by the 
actions of the SSSC. Thus, the relationship between the SSSC and the line current is 
cornplex. The fundamental component of the SSSC output voltage magnitude is, on the 
other hand, directly related to the dc voltage that is either constant or kept within certain 
limits, depending on the chosen design and control of the SSSC. 
Figure 13 - Series compensation by a SSSC 
The SSSC output voltage phase angle is correlated to the line current phase angle by 
plus or minus few degrees for example, to account for changes in the dc voltage. It has to 
be noted that the injected SSSC voltage Vp, is different from the SSSC output voltage 
Vsssc, due to the voltage drop or rise across the series transformer reactance, i.e., 
where the minus sign corresponds to capacitive operation. while the positive sign 
corresponds to inductive operation of the SSSC and Xu stands for the series transformer 
reactance. This voltage difference between the injected and output SSSC voltage cari be 
small in the case of small transmission line currents, but it can be significant in high 
loading conditions. 
The active and reactive power exchanged between the SSSC and the transmission 
line can be calcuiated as follows: 
where cp represents the angle between the injected SSSC voltage and transmission line 
current. 
Inspection of the equations (4.2) and (4.3), considering that the angle between the 
SSSC output voltage and line current is approximately 90°, shows that the SSSC real 
power should be small compared to the reactive power. This is expected, since the real 
power going into the SSSC is used only to cover for the losses and charging of the dc 
capacitor, Le., 
ppq = Pdç + Plosxs (4.4) 
The losses in the SSSC circuit are due to the transformer windings and especially due to 
the switching of the GTO valves. 
1.3 Rating of the SSSC equipment 
The SSSC ratings and. therefore, the arnount of the real and reactive power that can 
be exchanged with the power system. are detennined by ratings of its components. 
namely, the dc capacitor (energy storzge device), VSC, and the series connected coupling 
transformer. The dc capacitor or energy storage device limits are charactenzed by its 
voltage and cunent ratings; the dc bus voltage Vds should not exceed the voltage rating of 
the dc capacitor or energy storage device. To prevent overvoltages, in most cases, 
arresters are used in parailel with the dc capacitor. Also. to prevent the misfiring of the 
GTO thyristors. the dc voltage must always be above certain level. The current nting 
determines how fast the dc capacitor can be charged or discharged, and it must be 
Special care has to be taken in choosing the right size of the dc capacitor, 
considering both technical and economical factors. A large dc capacitor would need 
longer periods for charging and discharging, but large voltage variations on the dc side 
during a transient on the ac side would be avoided in this case. Reducing dc voltage 
variations, especially dc voltage increases, would avoid the need for special dimensioning 
of the semiconductor components, having a positive effect on the overall costs. Some 
authors suggest that the dc capacitor should be sized to a maximum ripple of 10 % in the 
dc voltage [12]. The work presented in [60] shows that a reference value of 2.65 ms for 
the capacitor time constant corresponds to a 10 % nppk in the dc voltage. 
The converter GTO thyristor valves are also characterized by their current and 
voltage ratings. As was the case with STATCOM, the GTO thyristor valves for the 
SSSC are composed of several GTO thyristors connected in series to achieve the desired 
voltage level. The voltage rating of the valve is the sum of the rated voltages of the 
individual thyristors minus a derating factor; the usual practice is to place one additional 
GTO thyristor as a reserve in a case of failure of one GTO's in the string, assuming that 
the failed GTO goes immediately into short-circuit state. The valve current rating include 
both, instantaneous and RMS currents. The RMS current ratings translate into 
restrictions on the converter output currents at the ac side: Ilinr 2 Imling for continuous 
operation. and Ili,, < I,,i,, for a 1 s transient overload [5 11. The time of the 
continuous and transient overload is a function of the GTO heating characteristics and the 
cooling system, and is different for different applications. 
The SSSC volt-arnpere rating is also the rating of the series coupling transformer; its 
rating is determined by a product of the maximum injected SSSC voltage and the 
maximum transmission line current, Le.. MVA = llinc,max VSSSC,mUK . Note that in 
practical applications Im, may represent the rated maximum steady state line current or a 
specified short duration overcurrent. Based on this. there are two recognizable SSSC 
ratings: steady state and short duration MVA rating. 
The V-1 characteristic of the SSSC is show in Figure 4.4. As it can be seen from 
this figure. the SSSC cm provide capacitive and inductive voltage up to its specified 
maximum current rating. In this Figure, it is assumed that the SSSC can maintain its 
rated maximum capacitive and inductive voltage even in the situations when the line 
current is equal to zero. In practice, this is not the case. The practical minimum line 
current is the one at which the SSSC's dc tapacitor voltage can be kept at the desired 
level while supplying for the controller losses. Also, it has to be noted that if the voltage 
drop/rise across the transformer leakage reactance is included into Figure 4.4, the V-1 
characteristic changes to that depicted with dashed lines. This difference between the V-I 
characteristics is greater at high transmission line cunents, and in some applications it 
can be as high as 40 % of the series voltage nominal rating. 
Figure 4.4 - V-I characteristics of the SSSC 
4.4 SSSC Control Systerns 
In this thesis. two different control techniques. one based on multi-pulse phase 
control and another based on PWM control. are discussed. implemented and tested. 
These two control techniques are sometimes characterized as "indirect" and "direct" 
controls [42]. An indirectly or phase controlled VSC allows control of the output voltage 
angular position only; the magnitude remains proportional to the dc terminal voltage 
directly controlled by appropriate valve gating. For directly or PWM controlled 
converters both the angular position and the magnitude of the output voltage are 
controllable. The control objective in both techniques is to achieve a desired current in 
the compensated line based on a set reference level. The proposed control schemes 
instead of using d-q decomposition use direct control variables, i.e. transmission line 
current, to achieve desired line power flow. 
The SSSC control scheme has two major functions. One function is to establish the 
desired capacitive or inductive compensation by an extemally fixed reference. where the 
reference could be an impedance ZR, the series injected voltage Vsssc, or simpiy the 
current in the compensated line Ili,. The second function is to modulate the series 
reactive compensation so as io improve transient stability and provide power oscillation 
damping [58]. 
In [53], the switching frequency of the GTOs for the proposed SPWM scheme was 
three tum-on and turn-off operations per fundamental cycle. This proposed control 
scheme resulted in lower switching losses of the VSC, but pronounced low order 
harmonies of the SSSC's ac output voltage. The choice of the amplitude modulation 
ratio of m. = 0.8 elirninated the 5[h hmonic ;  this fact, cornbined with the proposed low 
rating of the SSSC, did not significantly affect the harmonic profile of the line current. 
However, in high power transmission applications, this control scheme would certainly 
affect the harmonic profile, and higher switching frequencies should be used. This would 
increase the VSC switching losses using today's GTOs; hence, PWM schemes are ruled 
out for now in high power applications. 
In [SI, the NETOMAC program was used to venfy a detailed SSSC modrl. 
including a basic control system that enables the SSSC to follow the changes in the 
reference value of the active power suppiied by an outer system controller. A d-q 
decoupled control structure with a predictive control loop based on the transformation of 
the three-phase systern to the rotating reference frarne was used. The presented SSSC 
mode1 has a generic structure that allows the use of PWM as well as phase angle control 
SC hemes. 
Reference [ 5 5 ]  proposes a three-level VSC structure and 24-pulse operation for a 
modeled SSSC. According to the chosen VSC structure, the author uses a phase control 
technique to dynamically regulate the dc link capacitor voltage in relationship with the 
insertion voltage amplitude demand. since the VSC output voltage amplitude on the 
converter side of the series transformer and the dc link capacitor voltage demand are 
directly related by the converter dc-to-fundamental ac amplitude gain factor of K,,,,=2/x. 
4.5 SSSC Design 
4.5.1 Test System Description 
In order to validate the proposed control strategy, a test system. introduced in [SOI 
and modified to serve the purpose of this thesis, has been implemented in the EMTP. 
The Il-bus test system is shown in Figure 4.5. and is based on the system used in 
Chapter 3. 
In this case, the transmission system has been changed so that the lower transmission 
branch has two parallel ac lines with identicai parameters but different length resulting in 
an unequally divided power flow. After some EMT? simulations and careful assessrnent 
of the SSSC role in the test system, it was deterrnined that the SSSC could be used to 
equalize or reschedule the power flow between these two parallel ac lines. 
TWO transfomers with their line side windings comected in series for a total of 70 
MVA, 30 kV 1 6 kV are used to couple the twelve-pulse SSSC into the ac system. The 
voltage ratio of the SSSC transformer rvas chosen so that the SSSC would have an 
acceptable control range for the given loading conditions. The total leakage reactance 
with respect to a 100 MVA system base is 14.5 %. 
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Figure 4 5 - I 2-Bus test system 
No extemal filters, or higher than twelve-pulse operation, is modeled since the SSSC 
steady-state output voltages are sufficiently sinusoidal to satisfy the basic objective of 
this thesis. The detailed rnodel is used as a basis for cornparisons with the reduced. 
fbndamental frequency model. as will be discussed in Chapter 5 .  The SSSC rating is 
chosen according to the following equation: 
where the 753 A current corresponds to 3 p.u., which is the thermal limit of the 
transmission line. The voltage of 30 kV is 23 % the transmission voltage rating. and is 
chosen so that it is possible to change the transmission line current from 1 p.u. to 2.0 p.u. 
4.5.2 Phase Control Technique for SSSC 
The controlled switches and diodes are respectively modeied by the equivalent 
functions in TACS and in the EMTP circuit models [SO, 561. The switches are 
considered ideal switches, but to somewhat account for the losses in the converter circuit 
and also to satisS basic co~ec t ion  requirements in the EMTP, a resistor is added 
between every two switches. The required snubber circuits, in senes and in parallel with 
a GTO switch, are also included in the model. 
The modeled SSSC circuit with its two six-pulse VSCs and their series transformers 
is shown in Figure 4.6. The converters are connected in senes to the transmission line 
through two banks of lossless three-phase single-phase two-winding transformers with no 
saturation. The dc sides of the convertee are connected in parallel and share the same dc 
bus. 
DC capacitor 
Figure 1.6 - Transformer configirration of ILpirlse SSSC 
The GTO valves are switched at fundamental frequency, and the dc voltage varies 
according to the phase convol technique used to control the output voltage. The SSSC 
switching is synchronized with respect to the transmission line current ill,, and its m i s  
magnitude Iiinc is controlled by transiently changing the phase shifi a between this current 
and the SSSC output voltage v,,. The change in the phase shifl between the SSSC output 
voltage and the line current results in the change of the dc capacitor voltage Vdcr which 
ultimately changes the magnitude of the SSSC output voltage Vsssc and the magnitude of 
the transmission line current Ili,,,. A block diagram of the SSSC controller. as 
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Figure 4.7 - Funcrional control diagram for the phase-controlled SSSC 
The SSSC output voltage Vsssc is controlled by a simple closed loop; the per unit 
value of the measured line current is compared with the line current per-unit ordrr and 
the error of these two values is passed to the PI controller. The output of the PI controller 
is the angle a. which is added to the synchronizing signal O passed to the gate pulse 
generator by the current synchronization block. To this signal @+a. an angle of 4 2  or 
W2 has to be added since the SSSC output voltage is lagging or leading the line current 
by 90' depending on the desired capacitive or inductive operaiion. The phase shifi of the 
converter output voltage Vsssc with the respect to the line current Ilin, will cause the flow 
of a small arnount of real p w e r  from or into the converter, thereby causing a change in 
the dc capacitor voltage, and consequently causing a change in the converter output 
voltage magnitude. 
A PI block controls the transmission line cunent Ili,,,, and is shown in detail in Figure 
4.8. The absolute value of reference IlincORD is compared to the measured p.u. value of 
the transmission line current Iiincpu, and the amplified difference (errof) is passed to a 
control block that improves the response of the regulator, by changing current rapidly if 
there is load change. The firing angle a is limited and then multiplied by 0.00833 to 
conven the angle from radians to seconds. 
Figure 4.8 - Con».ol block diagram of the SSSC 
Additional loops can be added to the control block shown in Figure 4.8. such as for 
dc voltage and converter output current limitation. The dc voltage protection would 
monitor the dc terminal voltage so that it is kept between its minimum and maximum 
values by limiting the control angle a. 
The design and operation of circuit breakers take into account the fact that power 
system equipment, such as power transformers, cables. etc., are usually designed to 
withstand short-circuit current during at least 30 cycles [59]. However, this is not the 
case for the SSSC, as the semiconductor devices can be destroyed when the current 
exceeds the maximum turn-off cunent value of the switching components. In order to 
protect the SSSC, the circuit breaker isolation, or diversion, must be correspondingly 
rapid. 
The converter output current is basically the transmission line current and as such 
cannot be limited, since it is a function of ac system impedance and power flow. To 
protect the converter switching components. the transmission line is monitored and in a 
case of short-circuit current, a circuit breaker isolating the converter circuit and switching 
components from this current would bypass the series transformer. In practice. rapid 
diversion by, for example, a thyristor-based switch, would precede circuit breaker 
operation. This electronic switch should be placed on the secondary side of the series 
transformer to protect the circuit as soon as the overcurrent is sensed. 
The proposed SSSC protection strategy can be expected to be costly. To prevent 
unnecessary operation of the SSSC protection, there are some possible solutions that may 
reduce the number of the SSSC protection equipment operations [60]. One possibility is 
to control the overcurrent by suitably controlling the SSSC output voltage, which implies 
that the SSSC control has to be fast; the disadvantage of this method is the fact that the 
SSSC output voltage is limited, so it might not be possible to fully control the 
overcurrent. 
4.5.3 PWM Technique 
nie 70 Mvar, 30 kV SSSC is  modeled as a three-phase, PWM-controlled two-IeveI 
VSC. The SSSC is modeled in detail, based on an ided representation of the converter 
valves and diodes. RC parallel snubber circuits are used to reduce EMTP numerical 
oscillations due to switching, while a series inductance is employed at the converter 
output to smooth the output current. The series transformer is modeled as an ideal. three- 
phase, two-winding, Y - A connected transformer. The transformer rating is 70 MVA. 
30 kV 1 6 kV. 14.5 % on the 100 MVA system base. The modeled PWM-controlled 
SSSC basic circuit is s h o w  in Figure 4.9. 
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Figure 4.9 - P WM-controlled basic SSSC circuit 
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The control of the SSSC is achieved by applying SPWM control technique with a 
small modification. A third harmonic of appropriate amplitude is added to the sinusoidal 
control waveform to increase the fundamental component of the SSSC output voltage 
[29]. The frequency modulation ratio mf=15 is chosen to eliminate the even harmonics 
and moreover. since 15 is a multiple of 3. to cancel out the rnost dominant harmonics 
from the line-to-line output voltages (in the three-phase converters. only the harmonics in 
the line-to-line voltages are of concem). 
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The control and viangular waveforms are synchronized with respect to the reference 
voltage at Bus 3, instead to the transmission line current, which was the case for the 
phase controlled SSSC. The synchronizing waveforms in this case can be any voltage or 
current wavefom; this shouid have no influence the controller performance. The SSSC 
controller uses three reference signals and consequently consists of three major control 
loops. The reference signals to the controller are the instantaneous three-phase voltage 
waveforms at Bus 3, the instantaneous transmission line current, and the filtered voltage 
at the dc teminals. The SSSC control loops provide synchronization with the ac systern 
voltage, maintain the dc capacitor voltage ai a constant level and regulate the 
transmission line current. Figure 4.10 show the functional control diagrarn, including the 
three control loops, of the P WM-controlled SSSC. 
Figure 4.1 0 - Firnc I ional control diagram for the P FM-con rrolled SSSC 
The voltage synchronization block is used to track voltage waveforms. and thrn. 
using Fourier analysis. recaïculate ideal harmonic-free voltage waveforms. The control is 
synchronized to the voltage at Bus 3, to which a +ni2 or -rd2 phase shift and the output of 
the dc voltage regulator are added. The sum of these three phase shifts provides the basic 
synchronizing signal 6,. 
it is assumed that the current loop is fast enough to force the line current to closely 
follow changes in the reference current. The dc voltage control loop is not as fast as the 
line current loop, to prevent possible interactions between these two loops. These !wo 
control loops are designed as two indrpendent systems; the real and reactive powers 
between the SSSC and the ac system are independent and hence c m  be controlled 
independently. The objective of the dc voltage control loop shown in Figure 4.1 1. is to 
control the red power flow idout of the SSSC and keep the dc voltage at a reference 
value. The error of the dc voltage regulation loop varies the phase angle between the 
fundamental cornponents of the transmission line current and SSSC output voltage, Le.. 
Psssc = VssscIli,, cos@, + a k - O),  where the angle tip - 0 represents the 
reiative phase angle between the system voltage at Bus 3 and the line current. The angle 
a is the output of dc voltage control loop. 
Figure 4.1 I - TACS block for clc voltage regdation 
The transmission line current control block is s h o w  in detail in Figure 4.12. The 
absolute value of reference IlineORD is compared to the measured p.u. value of the 
transmission line current IlincPU, and the ampiified difference (enor) is passed to the 
sudden response regulator and PI control block. The output of the line current control 
block is the amplitude modulation signal, which is limited to values between -1 .O and 1 .O 
to keep the SSSC in the linear control range. 
Figure 4. I2 - TACS block for p. u. transmission current regrikation 
4.6 EMTP Time-Domain Simulations 
The EMTP results are divided into three sections. Thus, Section 4.6.1 discusses 
results for the tests system without the SSSC. The results obtained for the test system 
with phase-controlled SSSC are presented in Section 4.6.2, while Section 1.6.3 discusses 
the results obtained with the PWM-controlled SSSC. Two kinds of tests were sirnulated: 
dynamic changes in load conditions, and a duee-phase solid fault applied at Bus 6. 
4.6.1 Test System without SSSC (Base Case) 
The two current profiles depicted in Figure 4.13 for the test system show the 
dynamic amplitude variations due to the load changes at times 5 s and 6 S. Due to 
different total impedance, the total load current is unequally divided between 
transmission lines Bus 3 - Bus 8 and Bus 3 - Bus I l .  The load at Bus 10 is increased in 
two steps, from 220 MW to 250 MW and finally to 280 MW. Since the passive loads are 
voltage dependent, the load power demand does not change significantly. 
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Figure 4.13 - EMTP results for rhr test system rvithout SSSC 
4.6.2 Test System with Phase-Controlled SSSC 
A 70 Mvar 30 kV SSSC is inserted in the test system between Bus 3 and Bus 1 1, in 
series with the transmission line with higher impedance. The objective of the SSSC 
controller is to regulate the line current to 1.5 p.u. Afier some EMTP simulations, the 
SSSC rating is adjusted to 70 Mvar and 30 kV so its rating is sufficient to regulate the 
transmission line current between 1 p.u. and pre-defined value of 1.5 p.u. 
Figure 4.1 4 and Figure 4. 15 show the SSSC response under p hase-control to changes 
in the system load conditions. The figures show an increase in dc voltage and, therefore, 
an increase in the SSSC output voltage to keep the line current at a reference value of 1.5 
p.u. as the load increases. In this case, the load increase affects primari!y the cunent in 
the uncontrolled parallel transmission line. 
These EMTP time-domain simulations verify the successful operation of the 
designed controller. The SSSC output current reaches its set reference current within 50 
ms, as it can be seen from Figure 4.15 where the SSSC output current is shown. 
To further test the proposed SSSC controller, a three-phase fault is applied at Bus 6. 
Figures 4.16 and 4.1 7 show the SSSC response in this case. The fault is applied at 5.5 s 
and then isolated from the rest of the system by opening the transmission line Bus 3 - 
Bus 5 after 150 ms. The fault conditions in the power system reduce the voltage profile at 
Bus 3 down to 70 % of nominal values; this sudden reduction leads to a decrease in dc 
voltage, followed by a subsequent decrease in the line current. The fact that the load is 
simplistically supplied only from one side of the system and that this side was the faulted 
one, explains why the SSSC was not bypassed by its protection; instrad, the SSSC was 
dlowed to ride through the fault and restore the line current to its reference value 
approximately 50 ms after the fault. In the period immediately after the fault, there is an 
overcurrent and dc overvoltage due to the delay introduced by the dc voltage filter. The 
overcurrent was below the pre-set value needed to activate the SSSC protection. 
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4.6.3 Test System with PWM - SSSC 
The sarne tests perfonned for the phase-controlled SSSC were repeated for the 
PWM-controlled SSSC. 
Figure 4.18 and Figure 4.2 19 show the PWM-controlled SSSC response to a change 
in load conditions. The load at Bus 10 in Figure 4.5 is increased in two steps, at 5 s and 6 
S. The capacitor dc voltage is kept constant at 15 kV by the actions of the dc voltage 
regulator. The increase in load power demand prompts an increase in angle a, which 
leads to an increase in real power interchange in the SSSC. The amplitude modulation 
ratio, which is the output of the line current regulator, dynamically adjust the SSSC 
output voltage magnitude, thus adjusting the series reactive power compensation to keep 
the line current at 1.5 p.u. as the load conditions change. 
The PWM-based controller shows satisfactory results with a time response of 
approximately 75 ms. The rneasured rms value of the SSSC output current is rippled due 
to the high hmonic  content, even though a series inductance between the SSSC and 
series transformer is used to smooth the current. The added series inductance has an 
influence on the time response of the controller; the waveforms look more damped than 
in the case of the phase-controlled SSSC. 
A three-phase fault, applied at Bus 6 at 5.5 s, is cleared afier 150 ms. The SSSC 
controller response is satisfactory as show in Figures 4.20 and 4.2 1; as soon as the fault 
is applied, the output of dc voltage and line current regulators responded to the fault 
conditions and depressed system voltages by increasing their values, trying to keep the dc 
voltage and line current constant at their pre-set values. After 70 ms the fault has been 
cleared and the SSSC returned to its pre-fault operating point. 
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4.7 Summary 
The SSSC operating conditions and constraints are compared to the operating 
condition of a TCSC, showing that the SSSC offers several advantages over a TCSC. 
However, at the present time the total cost of a SSSC installation is higher than the cost 
of a TCSC. 
Two SSSC control strategies. namely, phase and PWM-based control. are discussed 
and implemented. Both control strategies are based on novel direct manipulations of the 
control variables rather then using a d-q decomposition to separate active and reactive 
components. which is the typical implementation in most of today's controls. Thus. 
instead of controlling the dc side voltage by means of controlling the d-component of the 
SSSC output current, the dc side voltage is controlled directly via a phase-shifi angle 
between the transmission line current and the converter output voltage. 
The same applies to the transmission line current regulation, ive.. instead of 
controlling the q-component of the SSSC output current and consequently the series 
compensation of the transmission line, the transmission line current is controlled directly 
via the amplitude modulation ratio of the SSSC output voltage. This direct approach in 
design of the SSSC controls results in fewer regulators and filters in the control loops. 
improving the controller response. 
Cornparisons of two implemented control strategies clearly show that the PWM- 
based and phase controller have both disadvantages and advantages, which makes the 
design process somewhat complicated. The dc voltage pre-set value in PWM-based 
controllers has to be carehilly seiected. As the modulation ratio iies between zero and 
one, the dc voltage should not be lower than the maximum of the requested SSSC output 
phase voltage in order to obtain proper control. On the other hand. if the dc side voltage 
is too high. the rating of both the GTO valves and dc capacitor have to be increased. 
which means higher installation costs. Not only that. a higher dc side voltage means a 
lower amplitude modulation ratio, and the lower modulation ratio results in higher 
harmonic distortion. Phase control allows the dc voltage to change according to the 
power system conditions. which is clearly advantageous, but it requires a more 
complicated controller and special and costly series transfomiers. 
Chapter S. 
UNIFIED POWER FLOW CONTROLLER 
UPFC 
5.1 Introduction 
The basic design, operating principles and control blocks of the UPFC are explained 
in this chapter together with the EMTP detailed model of the controller. The 230 kV test 
system is a realistic power system and shows the UPFC operation in practical system 
conditions. The presented detailed model properly represents the controller control and 
operating limits, which cm be considered an advanced and novel model. The developed 
model will be of interest for practical control and protection circuit design. 
For the UPFC control circuit design, the shunt and series converter control systems 
are treated completely separately. as indicated in section 5.3. The shunt converter control 
blocks use direct manipulation of' the input variables, while for the series converter 
control circuit design, d-q transformations were necessary due to non-linear relationships 
between the output variables. The UPFC proposed control system is designed to directly 
control voltage at the receiving end of UPFC-controlled transmission line. instead of 
indirectly controlling this variable through reactive power control. The modification is 
validated and justified through appropriate mathematical models as s h o w  in section 
5.6.2. 
This chapter also discusses in detail some of the existing UPFC controls that have 
been proposed in the literature, as well as proposing and justi@ing some variations of 
these controls. such as receiving-end voltage control and powed frequenc y oscillation 
damping control. Three different control schemes for the series converter are 
implemented in the EMTP and tested in the detailed UPFC model. The results obtained 
for a realistic test system are used to compare the different control strategies. 
5.2 Basic Operating Principles 
This chapter is concemed with the UPFC controller discussed in [11,  18, 19, 20, 2 1. 
421, where two synchronous VSCs employed in combination are used for dynarnic 
compensation and real time control of voltage and power flow in transmission systems. 
DC terminais of both converters are connected to a common dc capacitor. The basic 
three-phase UPFC scheme is shown in Figure 5.1. Figure 5.1 shows that if the series 
branch is disconnected, the parailel branch comprised of a dc capacitor, VSC-1 and a 
shunt connected transformer corresponds to a STATCOM. Since the STATCOM c m  
generate or absorb only reactive power, the STATCOM output curent is in quadrature 
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Figure 5.1 - Funcrional mode1 of UPFC 
If the parallel branch is disconnected, the series branch comprised of a dc capacitor, 
VSC-2 and a series injected transformer corresponds to a SSSC. The SSSC acts as a 
voltage source injected in series to the transmission line through the senes transformer; 
the current flowing through the VSC is the transmission line current, and it is a fùnction 
of the transmitted electric power and the impedance of the line. The injected voltage VSR 
is in quadrature with the transmission line current Ilin, with the magnitude being 
controlled independently of the line current. Hence, the two branches of the UPFC can 
generate or absorb the reactive power independent of each other. 
If the two VSCs are operating at the same time, the shunt and series branches of the 
UPFC c m  basically function as an ideal ac to ac converter in which the real power c m  
flow in either direction through the dc link and between the ac terminals of the two 
converters. The real power can be transfened from VSC-1 to VSC-2 and vice versa. and 
hence it is possible to introduce positive or negative phase shifts between voltages Vs and 
VR. The series injected voltage VSR can have any phase shift with respect to the terminal 
voltage Vs. Therefore, the operating area of the UPFC becomes the circle limited with a 
radius defined by the maximum magnitude of VSR, Le., VsR,maK. 
The VSC-2 is used to generate the voltage VSR at fundamental frequency, variable 
magnitude O < VSR < VSR.ma. and phase shifi O P 5 Zn. The harmonic content in the 
voltage VSR depends on the design and control of the VSC. This voltage is added in 
series to the transmission line and directly to the terminal voltage Vs by the series 
c o ~ e c t e d  coupling transformer. The transmission line current passes through the series 
transformer, and in the process exchanges real and reactive power with the VSC-2. This 
implies that the VSC-2 has to be able to deliver and absorb both real and reactive power. 
The shunt-connected branch associated with VSC-1 is used prîmarily to provide the 
real power demanded by VSC-2 through the common dc link terminal. Also. since VSC- 
1 can generate or absorb reactive power independently of the real power, it can be used to 
regulate the terminal voltage VS; thus. VSC-1 reguiates the voltage at the input teminals 
of the UPFC. 
Another important role of the shunt UPFC branch is a direct regulation of the dc 
capacitor voltage, and consequently an indirect regulation of the real power required by 
the series UPFC branch. The arnount of real power required by the series converter plus 
the circuit losses have to be supplied by the shunt converter. Real power flow from the 
senes converter to the shunt converter is possible and in some cases desired, in this case. 
the series converter would supply the required real power plus the losses to the shunt 
converter. 
5.3 Limits and Practical Rating of the UPFC Equipment 
The UPFC's rating and hence, the amount of the real and reactive power that c m  be 
exchanged with the power system are determined by ratings of its shunt and series 
converters. The UPFC rating is basically a sum of the shunt and series converter ratings. 
As the possible UPFC role and performance depend on its power rating, it is important to 
distinguish between the functional control capabilities and the related rating 
requirements. For example. a UPFC that has as its primary role the control of power tlow 
will cenainly have a different rating than a UPFC used for power oscillation damping. 
The power rating of a converter is derived from the product of the maximum 
continuous operating voltage and maximum continuous operating current. For VSC, the 
maximum continuous operating current is determined by the maximum current tum-off 
capability of the semiconductor switch. The series converter maximum voltage is 
determined based on the function that the UPFC is designed to perform. It could be 
power fiow control in the transmission line or power oscillation damping. The maximum 
current is usually taken to be the thermal line current limit, which basically implies rhat 
the converter switches have to be designed io withstand that level of current to be 
compatible with the line. 
The shunt converter has two huictions: one is to supply real power to the series 
converter and the other one is bus voltage control. The lowest continuous shunt 
converter rating is determined by the maximum real power exchanged between the series 
and the ac system, which is typically 20 to 50 % of the total power rating of the series 
converter [19]. The maximum continuous rating should take into account the amount of 
reactive power needed for voltage control at the point of comection with the ac system. 
The UPFC protection strategy can be divided into the protection of the shunt 
converter and the protection of the series converter. The constraints imposed on the 
series converter operation are the series injected voltage magnitude and the transmission 
line current through the series VSC. The series voltage magnitude is limited by the fact 
that the dc capacitor voltage has to be limited between pre-specified minimum and 
maximum values. Thus, the dc bus voltage Vds should not exceed the voltage rating of 
the dc capacitor; to prevent overvoltages, in most cases. arresters or fast switch-operated 
dc resiston connected in parallel with the dc capacitor can be used to keep the voltage 
Vdc below certain levels. On the other hand, to allow continuous and proper 
semiconductor valve operation, the dc voltage has to be kept above ceriain level; this 
minimum limit is quite low and is not a serious issue in the normal operating regime. 
The maximum series converter output voltage is also limited by the fact that voltage 
stresses on the transmission line may become too high at some operating conditions [2 11. 
As it can be seen in Figure 5.2, the UPFC ability to raise or lower the magnitude of 
voltage VR (the UPFC output bus) depends on the series converter output voltage. 
It is possible to observe that there is an upper and a lower limit locus for VR; the 
shaded area in Figure 5.2 represents the achievable and allowable range for VR. It is 
noticeable that the voltage drop or rise across the series transformer reactance Xv has to 
be taken into account. This voltage depends on the line current and, therefore. can be 
significant for a highly loaded transmission line. 
Limits imposed on the transmission line current based on the series converter should 
be specified according to transient and continuous overload characteristics of the power 
semiconductors. However, the transmission line current is a function of the voltages and 
the phase angles at the sending and receiving ends as well as the transmission line 
impedance, and hence depends on hard to predict system conditions; this implies that the 
current cannot be limited by the series converter. In case of a line fault. the series 
converter has to be protected fiom fault currents. The easiest way to protect the series 
converter is to divert the fault current away from the converter by a fast bypass switch 
that should operate as soon as the overcurrent is sensed. 
Similar protection strategies need to be implemented for the shunt converter. The 
shunt current has to be continuously measured to prevent damage to the converter circuit. 
particularly to the semiconductor switches. To match thermal rating, the limit on the 
overcurrent is time dependent. Two overcurrent limits cm be distinguished: continuous 
and transient limits. The continuos limit is applied in the case of currents that are not so 
large to trigger immediate operation of the transient current protection; thus. there is a 
time delay on this protection that depends on the semiconductor characteristics as well as 
on the associated cooling system. 
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5.4 UPFC Control System 
An efficient control system is essential in order to draw maximum benefit from the 
inherent capabilities of the UPFC. Due to the unique characteristics of the UPFC to 
inde pendent1 y control active and reactive power, the previousl y proposed control for 
phase control in two-level VSCs in Chapters 3 and 4 is inadequate. Thus. the dc 
capacitor voltage was controlled and independent control of real and reactive powers was 
not possible. 
To accommodate the need for independent real and reactive power control in a 
UPFC, a three-level converter control or some extension of the PWM technique used in 
two-level converters has to be implemented. The installation and special features of a 
three-level based UPFC are given in [61, 621. The UPFC equipment used in this case is 
based on two identical converters, each composed of multiple high power GTO valve 
structures feeding an intermediate transformer. The converter output voltage is a 48- 
pulse sinusoid produced by appropriate switching of the GTO valves between positive. 
zero and negative dc capacitor voltages. The UPFC control calculates the trigger pulses 
for each GTO valve individually according to the control input references. 
The PWM yields also an appropriate sinusoid through fast switching of the 
semiconductor valves. The harmonic content in the output voltage waveform depends on 
the number of notches per cycle. Currently, this technique has not found favor for 
transmission systems due to high switching losses if standard GTOs are used, but with 
recent developments in high power semiconducton, this technique is becoming more 
cornpetitive. It has the advantage of allowing independent and easy control of active and 
reactive powers, without the need for expensive and complex transformer arrangements 
used in the multi-converter approach. 
In general, a UPFC controller cm be broken down into three major parts: master. 
middle and converter control [63]. The authors in 1421 suggest a division into intemal 
and hnctional operational control. The intemal or master control is extemal to the UPFC 
and involves execution of functions required at the system operating level; at this level 
the two converten control active and reactive power or possibly damp power oscillations. 
The middle part deals with the protection of the converters; the protection control is 
intemal to the converter and provides gating signals to the converter valves according to 
the orders given by the master control. 
A vector-control approach originally developed for the STATCOM can be adapted 
to the UPFC control [JS]. This vector-control uses a d-q transformation of the sinusoidal 
input signals to facilitate the decoupled control of the real and reactive current and 
voltage components. This decomposition is very appealing for the UPFC control. as the 
real and reactive power control has to be independent. In [58], the d-q transformation is 
used to build a control structure with a predictive control and a pre-control signal for dc 
voltage control. The vector-control approach is also used to control real power through 
the transmission line while regulating magnitudes of the voltages at its two ports [64]. 
Of various control strategies. in most cases. the UPFC would likely be used to 
control its sending or point of co~ec t ion  bus voltage magnitude by locally generating or 
absorbing the reactive power, while controiling power flows in the transmission line by 
regulating the magnitude and phase angle of the series injected voltage. These control 
modes are known as Automatic Voltage Control Mode for the shunt converter, and 
Automatic Power Flow Control Mode for the series converter [XI. 
Special caution should be used to ensure that the Automatic Power Flow Control 
Mode does not impede natural power oscillations in the line after a fault if that is 
beneficial for recovery. To prevent instability and even improve the stability of the 
system, it is possible to add some additional control functions such as the damping of the 




also other possibilities for the optimum selection of UPFC control 
example. it is possible to use the shunt converter to control the shunt 
with respect to a requested reference, engaging the shunt converter into 
so-called VAR Control Mode [Z]. The series converter could be also used to inject into 
the line a constant voltage of requested magnitude and phase angle [66]; this is known as 
Voltage Injection Mode. There are some other control strategies for the series converter 
such as Line Impedance Control Mode and Phase Angle Control Mode. 
5.5 Test System Description 
The sarne test system of Chapter 4 shown in Figure 5.3 is used again to study the 
performance of the UPFC. AHer some EMTP simulations and the careful assessrnent of 
the UPFC role in the sample test system, it was determined that the UPFC could be used 
to increase the power flow in the lower ac parallel line (Buses 3-1 1) from 100 MW to up 
to 300 MW. The UPFC is also used to damp power oscillations caused by a test fault at 
Bus 6. 
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Figure 5.3 - One-line diagram of rhe test system 
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If the UPFC is considered to have two identical VSCs. the rating of the shunt and 
series converters as well as of the accompanying transfomers should be calculated 
considering the full load line current of 773 A needed to supply a load of 300 MW, 70 
Mvar at nominal voltage. 
The series inserted voltage is assumed to be 113 of the power system voltage rating. 
i.e.. the maximum magnitude of the series converter line to line voltage would be 76.67 
kV, neglecting the voltage drop on the series transformer leakage reactance X,,. This 
voltage is chosen so that the maximum desired line current c m  be obtained. as well as to 
sufficiently damp the power oscillations. 
Based on the calculations, the rating of the series converter and transformer should 
be fi. 76.67kV .0.773kA = 1 OOMVA . For this simulation, however, a 200 MVA rating 
was used. which would significantly increase the equiprnent costs but the UPFC would be 
able to support the current associated with the full thermal transmission line capabilities. 
This is sometimes a requirement of the system operators, as additional protection in case 
of UPFC protection failure. 
The rating of the shunt converter is defined in a similar manner. Thus. to 
accomplish the desired power flow objectives, the anticipated maximum real power 
exchange between the two converten is 80 MW, although the full power transfer of 200 
MW should be possible. Some reactive power is necessary to support the transmission 
line voltage at the required Ievel; however, the summation of real and reactive power 
should not exceed 200 MVA. This implies that the UPFC protection should also monitor 
the shunt current. 
The UPFC simulated in this chapter consists of two VSCs with a Sinusoidal Pulse 
Width Modulation (SPWM) control. Switching the controllable switches at a sufficiently 
high frequency generates the desired ac output voltage by converting the dc voltage on 
the dc capacitor to an ac output voltage. The frequency modulation ratio that specifies 
the harmonic content in the output voltage waveform is kept at a moderate level of 15 to 
make the study realistic. The PWM reference signal is the result of the summation of two 
sinusoidal waveforms, one is a fundamental fiequency whereas the second one is a third 
harmonic waveform, such that the fundamental component of the converter output 
voltage is increased [36]. Even and triple harmonics are not present in the output voltage 
waveform, and 13', 17", 29" and 3 lSt harmonics are reduced using passive filters placed 
on the converter side of transformer. 
The UPFC shunt and series transformers are modelled as banks of three single-phase 
two winding transformers with no saturation. The transformer ratings are caiculated 
according to the permissible maximum shunt current, maximum shunt voltage, maximum 
senes (transmission line) cunent, and maximum series injected voltage. Thus, the 
transformer ratings are basically identical to the converter ratings, i.e., the shunt and 
series transformers are rated 200 MVA each. 
5.6 Implemented Control System 
In theory, the UPFC should be treated as a multivariable control problem with four 
inputs (magnitude and phase angle of the shunt and series converter output voltages) and 
four outputs (real and reactive output powers of the shunt and series converters). 
However, in practice, it is possible to treat the shunt and series convener control 
separately in order to simplify the design as well as the implementation, because the 
coupling of the converters is mainly achieved through the common dc capacitor. The dc 
capacitor dynamics are dominated by the shunt converter control and do not involve the 
series converter control, as the series converter voltage rating is significantly smaller than 
that of the shunt converter. This implies that the series converter real power eachange on 
the dc terminais is much smaller the corresponding exchange in the shunt converter. 
Cornpared with several possible schemes for the series converter, shunt converter 
control is fairly straightfonvard. In this thesis, it is used to control the sending-end bus 
voltage magnitude by locally generating and absorbing reactive power. as is already a 
fairly established practice. The senes converter directly controls real and reactive line 
power by regulating the magnitude and phase angle of the series injected voltage through 
its real and reactive components. It is possible, according to equations (1.13) and (1. lJ), 
to control the real power flow by controlling the series injected phase angle, while the 
reactive power flow cm be controlled through the series injected voltage magnitude. 
This control scheme is feasible but would perform poorly due the nonlinear relationships 
shown in equations (1.13) and (1.14). 
The adopted general control scheme is s h o w  in Figure 5.4. The series converter 
controls the active and reactive powen on the transmission line by adjusting the 
amplitude and phase angle of the series injected voltage. The shunt converter controls 
the dc voltage and the bus voltage at the shunt converter transformer (referred to here as 
the sending-end bus voltage). 
Figure 5.4 - Generul block diagram of the UP FC control system 
5.6.1 Shunt Converter Controls 
The shunt converter has two duties, narnely, to control the voltage magnitude at the 
sending-end bus (Bus V3 in Figure 5.3) by locally generating or absorbing reactive 
power, and to supply or absorb real power at the dc terminais as demanded by the series 
converter. It is possible to achieve real power balance between the series and shunt 
converter by directly controlling the dc voltage Vd,, as any excess or deficit of real power 
will tend to increase or decrease the dc voltage. respectively. These basic ideas are used 
here to define the simple and effective shunt converter controller depicted in Figure 5.5. 
This control scheme is basically the same as the one proposed in [65] as a STATCOM 
control. 
The shunt converter ac and dc voltages are controlled by using two separate PI 
controllers, taking advantage of the UPFC ability to independently control reactive and 
real power. The basic principle of real power flow being directly affected by changes in 
phase angles. while reactive power flow being directly associated with voltage 
magnitudes, is used here to design the UPFC control. 
The reactive power flow in and out of the shunt converter is controlled by changes in 
the bus voltage magnitudes, which is achieved by controlling the shunt converter output 
voltage Vrh. The voltage VSh is controlled through the changes in the amplitude 
modulation ratio m,h, as the output voltage magnitude is directly proportional to m,h 
according to the following equation: 
The dc voltage. on the other hand. is controlled by a PI controller that directly varies 
the phase angle a of the converter output voltage with respect to the UPFC sending-end 
voltage V3L6 . Thus, when a c 6 (Aa < O). the shunt converter output voltage lags the 
sending-end bus voltage and hence the dc capacitor charges. whereas when a > 6 (Au > 
O), the converter ac voltage leads the sending-end bus voltage and hence the dc capacitor 
disc harges. 
max 
Figure 5.5 - Shunt converter control of the UPFC 
The amplitude modulation ratio is limited to O < m,, < 1 to avoid over-modulation 
forcing the shunt converter operation within the linear range. This also limits the shunt 
converter output voltage, limiting as well the shunt converter output current and the 
associated reactive power flow. These limits were placed on the PI controller responsible 
for the control of the sending-end bus voltage magnitude. Limits on the phase angle 
difference A a  are also imposed on the PI controller used for the dc voltage control: these 
basically impose limits on the real power nansfer capability of the controller. 
5.6.2 Series Converter Controls 
Two different control schemes for the series converter were implemented and tested 
to evaluate their perfonance. A scheme to control the real power flow on the 
transmission line and voltage magnitude ai the receiving-end bus is discussed as Case A; 
another control scheme for controlling the real and reactive power flows on the 
transmission line is Case B. Finally, Case C uses an additional control block for power 
oscillation damping. 
Case A. Power and Voltage Coatrol 
The fint control scheme is a modified version of a control proposed in [67]. The 
objective of this novel series converter controller is to control the receiving-end bus 
voltage Vs, as opposed to the typical control of the reactive power flow on the line Qiine. 
In conjunction with the control of the receiving-end voltage magnitude. the series 
converter also controls the real power flow on the line PliW. 
Usually, only three conduciors connect the UPFC converten to the ac system, which 
forces the output currents not to have any zero sequence component; according to this, it 
can be assumed that the three-phase system can be transformed into a synchronously 
rotating orthogonal system. The system reference voltage is chosen to be the sending-end 
voltage v3. i.e.. VJJ = v3 and v3q = O .  This control is based also on the assumptions that 
the series converter output voltage is sinusoidal and that the sending-end bus voltage is 
kept constant by the actions of the shunt converter. i.e., AvJd = O .  Finally, it is also 
assumed that the dc capacitor voltage is kept constant by the actions of the shunt 
converter. i.e.. Avdc = 0, and, therefore. it is completely omined from the system 
equations. 
Under al1 these assumptions, the system equations for a small disturbance signal Ax 
can be reduced to the following equations, as shown in Appendix B (the equations are 
given in per-unit): 
where R ' ~  and iL represent the transmission line total resistance and inductance: 
A = ir the transmission Iine cunent; A i a  = ,/a and 
A& = ,/A;* + AV:~ are the receiving-end bus and series converter output voltages, 
respectively; and o and os are the system frequency and it base value, respectively. 
The three-phase real and reactive power in the transmission line at the receiving-end are 
given by the following equations: 
The variations in the real and reactive powers due to the changes in input signais cm 
then be expressed as: 
,/v and vpa0 = represent steady-state values for where il,, = ;edo + lxqo 
the transmission line current and the receiving-end bus voltage, respectively. 
Hence, the state-space mode1 for the series converter in the UPFC can be described 
as follows: 
A i = A - A x + B . A u  
Ay = C - A X  + D S A U  
where the vectors of the state and input variables are: 
the state or plant matrix A is 
the input matrix B is 
and the output and feedforward matrices are given, respectively, by: 
The system transfer function can be readily obtained from the state-space mode1 
described in equation (5.1 7) as follows: 
where 
I 
Now, if the transmission line is assumed to be feeding a large system (see Appendix 
I l 
B), one c m  assume that va is approximately constant. i.e.. AvM = Avsq = O .  In this 
case, equation (5.1 7) becomes: 
Equation (5.20) shows that two control schemes can be developed: one conuol 
scheme would employ the direct coupling terms ~ ~ ; ~ ~ ~ / ~ v i ~ ~  and ~ ~ ; ~ ~ ~ / ~ v x ~  . while 
the other one would make use of the cross-coupling terms AP;~,,/AV,,~ and 
A / A  . These two control schemes can result in very similar ciosed-loop 
performances as has been shown in [44]. However, these controls do not perfom well 
and are difficult to tune properly when the receiving-end voltage of the transmission line 
varies significantly with the power flow, as is the case for the test system used here. In 
this case, a coupled control like the one described in the next Case B is more appropriate. 
Figure 5.6 shows the control scheme used for the series converter. Both control 
objectives. i.e.. Pi,, and Qii, and Pline and V8 have been implemented and tested in the 
EMTP. The EMTP tests show that both reactive power and terminal voltage controllen 
have a similar performance, as the voltage vs is closely associated with the reactive 
power tlow in the line. 
The outputs of the PI controllers are d and q components of the series injected 
voltage V,,, i.e., Vrcd and V,,, respectively. ï h e  magnitude of the series voltage can be 
calculated by the followuig equation: 
The amplitude modulation ratio is: 
The phase angle of the series injected voltage with respect to the reference waveform, 
Le., the sending end voltage vg, is given as follows: 
Case B. Real and Reactive Powet Control 
The second control scheme for the series converter, initially proposed in [58,64] and 
based on the d-q transformation of the ac input signals, has also been adopted here. It 
should be noted that al1 signals needed for this controller such as sending-end voltage 
magnitude V3, receiving-end voltage magnitude Vs, and line current Ili", are measured. in 
al1 three phases, and then transfonned into a p.u. d-q synchronously rotating reference 
frarne; the control signals obtained by this transformation are dc signals. More about the 
d-q transformation can be found in Appendix A. 
In this control scheme, the inputs are d- and q- components of the series injected 
voltage and the outputs are transmission line currents. The line current references are 
derived from the real and reactive power orders and the measured receiving-end bus 
voltages. The idea for this control scheme follows basically from the system equations 
explained in detail in Appendix B. 
Thus, if the baianced three-phase system is transfonned into a d-q synchronously 
rotating reference frarne and the new coordinate system is defined such that the d-auis is 
always coincident with instantaneous voltage vector at the sending-end bus v,, Le.. 
v ~ ~ = ( v ~ ~ .  v ~ = O ,  the d- and q- components of the line current are: 
Equations (5.24) and (5.25) result in the control blocks for the series converter 
shorvn in Figure 5.7. The two new variables x i  and & shown in equations (5.26) and 
(5.27) below are used as the output of the control system consisting of two PI controllers. 
* WB 
X ?  = -(-AV seq - AV&) 
LL 
Hence, the control system is given by the following two equations. where values 
1 I 
ilined,ref and ilineq,ref are the reference values of  the real and reactive series converter 
current components. and Kp and Ki are the controller proportional and integral gains. 
respective1 y. 
I 
l i ned 
+ 
Figure 5.7 - Series converter d-q-based conirol of the C'PFC 
It is important to notice that the d- and q- components of three-phase line currents 
have a linear relationship with the d- and q- components of the series injected voltage. 
Thus, the designed control system is linear and the response of the closed loop depends 
strictly on the performance of the designed regulaton. 
Case C. PowerlFrequency Oscillation Damping 
The stability of a machine depends on the existence of two torque components: a 
synchronizing torque Ts that is in phase with the power (torque) angle perturbations A6, 
and a damping torque TD that is in phase with the speed deviations Au. Thus. the change 
in electncal torque of a synchronous machine AT, following a perturbation c m  be 
represented by [27]: 
AT, = T',A6 + TDAw ( 5  .JO) 
For a machine to remain in synchronism after the perturbation, both torque components 
To and Ts have to be positive and suficiently large. Lack of sufficient damping leads to 
oscillatory behavior of machine output quantities, and sometimes even to instability. 
Since the UPFC is able to act almost instantaneously to changes in power, it is 
possible to improve damping and transient stability of a power system by coordinated 
control actions of the UPFC. Thus, power oscillations resulting from swings in rotor 
angles c m  be readily darnped by using the series branch voltage of the UPFC to control 
the system power flow. 
Finally, the modulation controller from Figure 5.8. which was originally proposed in 
[64], is modified and used here to damp powedfrequency oscillations in the test network. 
This controller uses directly the machine slip Ao of any given machine to modify the real 
I 
power signal reference pli,, in any of the two power controls proposed here for the series 
converter. The problem with applying this controller in large systems is to select the 
most appropriate machine for using its signal in the power oscillation controls well as to 
communicate the measured variables, as explained in [28]. In practical systems, it is 
better to use local power or frequency signais to damp the oscillations; however, the 
problem then is whether the control location is appropriate for any significant damping, 
considering that the controller location may be chosen with this sole objective in mind. 
Figure 5.8 - Power modrdation control 
5.7 EMTP Time-Domain Simulations 
The test system is subjected to different perturbations to simulate the detailed UPFC 
mode1 response. Thus, the following cases are studied: 
(1) The load at the end of the UPFC line (Buses 3-1 1)  is increased in three steps 
until the full load has been reached. For these studies, the power-voltage 
scheme depicted in Figure 5.6 is used to control the series injected voltage. 
The shunt converter is used to keep the sending-end voltage at a reference 
value. 
(2) A three-phase fault through an impedance is applird at Bus 6 in close 
proximity to the UPFC. The control scheme shown in Figure 5.7 is used 
here to control the real power flow in the transmission line and the bus 
voltage magnitude at the load side. 
(3) The UPFC is used to damp oscillations on the generator output power 
caused by a three-phase fault at Bus 6. The real and reactive power flows in 
the transmission line are controlled using the control scheme shown in 
Figure 5.8. 
5.7.1 Variable Load Results 
Load variations at 5 s and 6 s are simulated on Bus 10 to study the UPFC response. 
as well as to validate the detailed UPFC mode1 for small-disturbance stability analysis. A 
relatively large pre-fault simulation period permit5 the initial transients caused by the 
UPFC start-up to die out. The EMTP results for this case are shown in Figures 5.9 and 
5.10. 
The UPFC shunt converter is set to control the sending end voltage at 1 .O p.u., while 
the dc voltage is controlled at 22 kV. The series converter output voltage magnitude and 
phase angle are controlled so that the real power on the transmission line is kept at 70 
MW/phase. while the receiving end voltage magnitude is rnaintained at 0.97 p.u. The 
EMTP results show the UPFC performance is adequate in redirecting the real power flow 
as well as keeping the sending and receiving-end voltages at the ordered magnitudes. It 
is also interesting to notice that the UPFC, due to the voltage regulation at the sending 
and receiving-ends, basically works as a phase shifter introducing a series inserted 
voltage of appropriate magnitude and phase angle between the two ends of the line. It is 
also important to appreciate that the series convertet control used in these simulations 
was not easy to tune. The main reason for this problem lies in a fact that this control 
scheme relies on having strong reactive support on the receiving-end of the line as 
previously explained. 
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5.7.2 Three-Phase Fault Reults 
A three-phase fault through a relatively srnall impedance is applied at Bus 6 at 4.0 s 
for full load conditions at Bus 10. Nine cycles after the fault. i.e., at 1.15 S. the circuit 
breaker between Buses 4 and 5 is opened, clearing the fault and disconnecting the load at 
Bus 7. The generator at Bus 3. which is equipped with an AVR to keep its terniinal 
voltage at 1.0 p.u., recovers successfully after clearing the fault, as it c m  be seen on the 
corresponding wavefonns shown in Figures 5.1 1 and 5.12. 
The senes converter controls the real power flow at 80 M'/phase and recovers 
successfully after the fault. The upper pariille1 ac line delivers the rest of the total load 
demand. i.e. 25 MWlphase for a total load of 315 MW. The receiving-end voltage 
magnitude is also controlled successfully at the reference voltage by the series converter. 
The shunt converter control also opentes as expected, keeping the voltage magnitude at 
the sending-end and the dc voltage at 1.0 p.u. and 22 kV, respectively. It should be noted 
that the series converter protection did not operate in this case. as the transmission line 
current limits were not reached. 
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5.7.3 Power Oscillation Damping 
The Automatic Power Control Flow Mode used in previous examples is now 
changed CO a Power Oscillation Darnping Control Mode by introducing a damping 
controller. as explained in Case C. The basic series converter control scheme used here is 
depicted in Figure 5.8. In this control scheme, good response is achieved due to the 
linear relationship between the input d- and q-components of three-phase line current and 
the d- and q-components of the output series voltage. 
The results depicted in Figure 5.13 show the results obtained with the UPFC 
convolling the real power flow in the line. whereas Figure 5.14 shows the results for the 
very same controller but with the additional power oscillation damping control. The 
cornparison between these two sets of results demonstrates the adequate performance of 
the power oscillation damping scheme. The generator phase angle oscillations are 
darnped faster. and hence the system becomes more stable. However, in order to damp 
the phase angle oscillations, the transmission line red power flow oscillates too which 
could be a problem for the dynamic load connected at the end of the line. 
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This chapter presents the hindarnentals of a UPFC, explaining in detail the operating 
principles and lirnits as well as practical ratings of the equipment. Also. for the purpose 
of demonstnting the power flow control capabilities of the WFC, the basic relationships 
and differences between a UPFC compensated and an uncompensated transmission line 
have are discussed. 
An EMTP implementation of the UPFC is explained. together with a detailed 
description of the various SPWM-based control schemes. Since independent control of 
real a d  reactive powers within the equipment limits is possible, the UPFC control 
objectives and schemes c m  vary significantly, thus, some of the most significant control 
schemes and objectives are described in detail here. 
The UPFC with SPWM-based controller allows for the control of the amplitude and 
phase angle of both shunt and series convener output voltages. It is shown here that the 
UPFC control de-coupling is possible and even desirable due to its simplicity and pnce 
reduction. The shunt convener scheme presented here is king previously proposed by 
other researchen, and is based on the general idea that the necessary balance between the 
ac and dc real powers c m  be successfully controlled through the dc voltage. while 
controlling in the same time the sending-end voltage magnitude. It is important to notice 
that the d- and q- decomposition of the shunt converter output voltage is not necessary to 
control this converter, as shown here, although that is usual pnctice in the present 
literature. 
It is shown here that direct control of the senes injected voltage is not desirable. due 
to the non-linear relationships between the amplitude and phase angle of the injected 
voltage and the converter real and reactive power outputs. Hence. the senes converter 
output voltage is decomposed suing a d-q transformation with respect to the sending-end 
bus voltage. so that d- and q- components can be controlled independently and through 
two sepante PI controllers. 
Three different control schemes for the senes converter, together with a novel 
approach of directly controlling the receiving-end voltage magnitude instead of the 
transmission line reactive power flow. are described and evaluated here. The results of 
tirnedomain simulations in the EMTP demonstrate the adequacy of proposed control 
schemes, given the fast and proper response of the series converter. Sirnilar performance 
is observed for al1 the different control schemes described here; however, the 
implementation as well as the design of the proposed decoupled control is simpler than 
the coupled d-q control. 
Finally, the EMTP results obtained for the UPFC with power oscillation damping 
control show that the proper damping can be provided by a UPFC of adequate nting. 
Chapter 6. 
TRANSCENT STABIL~TY AND POWER FLOW MODELS 
OF FACTS CONTROLLERS 
6.1 1 ntroduction 
In simulation studies including FACTS controllers, detailed three-phase FACTS 
models [69] may be required as well as simplified three-phase models. Detailed three- 
phase studies should include a11 necessary elements of a FACTS controller together with 
its non-linearities. The control blocks should be modeled in great detail. rcpresenting al1 
necessary firing pulses for each of the valves. Such models for the STATCOM. SSSC 
and UPFC have been described in previous chapters. 
Steady state and stability studies include power flow. transient stability and 
eigenvalue cornputations in investigating interactions between the FACTS controller and 
power system at or near the fundamental frequency of operation. The models for these 
studies should be sirnplified to reduce computational time; yet, they should accurately 
capture the controller behavior at the desired fundamental frequency. The controls 
should be represented with al1 functions that are relevant for these studies. 
Several authors have demonstrated the importance of realistic modeling of FACTS 
controllers for steady state and transient stability studies [76, 77, 78, 801. The 
STATCOM and SSSC have been typically modeled as ideal voltage or current sources 
[81. 82) without operating and control limits, i.e. capable of generating or absorbing 
unlimited arnounts of reactive power. Recently. more accurate dynarnic and steady state 
models. similar to the ones presented in this thesis have been proposed based on power 
balance principles between the ac and dc sides of the VSC [79]. However. these models 
have been discussed at a theoretical level and only tested in systems subjected to small 
perturbations. The STATCOM and SSSC models proposed in this chapter are tested in 
more realistic power system scenarios, which clearly identiQ the need for representing 
properly operating and control limits. 
The UPFC model proposed in (621 is modeled in the EMTP and represented as 
controllable voltage sources connected in shunt and series to a power system. In [83], the 
UPFC model consists of a controllable voltage source added in senes with the 
transmission line. plus two current sources added in shunt to balance the power flow 
through the controller. The UPFC given in [84] is made up of two ideal synchronous 
voltage sources, while in (231, the authors use the extemal macro capabilities of a popular 
power system analysis cool to model the UPFC. The UPFC is rnodeled using coupled- 
source models. as a series voltage source is generally not available in commercial power 
system software packages. The UPFC model presented in [85] includes the dc side of the 
UPFC, which makes this model more appropnate since the dc voltage limits c m  also be 
included in the model; however. the losses in the VSC circuit are not represented 
properly in the model. The UPFC model presented here properly represents the ac as 
well as the dc side of the controller and, therefore, properly models al1 operating and 
control limits. Although the model is incorporated and tested only in the EMTP, it can be 
easily incorporated in to any other popular software package for power system analysis. 
This chapter hence concentrates on describing and validating transient stability and 
power tlow models of the STATCOM. SSSC and UPFC. The novel models presented 
here accurately represent the behavior of the controllers for steady-state and transient 
stability studies. The proposed models are studied and validated using the EMTP. where 
the proposed simplified models are implemented and compared with the detailed models. 
Tests are carried out using a realistic power system example using various realistic 
scenarios. 
6.2 STATCOM Modeling 
The STATCOM transient and steady state models presented here include al1 
operating and control characteristics and limits needed to properly represent this 
controller in stability and steady-state studies. 
6.2.1 STATCOM Tnnsient Stability Mode1 
In transient stability modeling, it is typicdly assumed that the converter output 
voltage is a balanced and harmonic free waveform at fundûmental frequency since typical 
transient systern oscillations are in the order of 2 -3 Hz under balanced openting 
conditions. Hence, for transient stability studies, the VSC can be accurately represented 
as a sinusoidal voltage source operating at fundamental fiequency. 
In order to deveiop a fundamental frequency balanced model of the STATCOM. a 
power balance technique. sirnilar to the one used in [45] for developing dq-axis controls 
of VSC-based static compensators or in [73] for steady state modeling of VSC-based 
drives. is used here, 
The proposed model allows the representation of different types of controls and 
contains al1 relevant physical variables required to simulate various phase or PWM 
control strategies, as already described in [65]. 
For the STATCOM, instantaneous power flowing into the converter from the ac bus, 
when neglecting transformer losses, may be represented by: 
where V, is the rms voltage of the bus where the STATCOM is connected, Vsh is the 
rms converter output voltage, a stands for the tums ratio of the shunt coupling 
transformer, and X represents the coupling transformer equivalent leakage reactance. 
Angle a is the phase shift between the bus phase voltage v,and the corresponding 
converter output voltage vSh, Le., 
Inspection of equations (6.2) and (6.3) shows that when the converter output voltage 
lags the system bus voltage (a > O), the real power flows from the ac bus into the VSC 
to charge the dc capacitor. When the converter output voltage leads the system bus 
voltage (a c 0). the direction of real power is from the VSC to the ac system. thus 
discharging the dc capacitor. 
The dc capacitor voltage and the converter output voltage are proportional. i.e., 
where Vd, is the average de voltage on the dc capacitor, and Vsh is the rms value of the 
converter output voltage. The k factor cornes from the magnitude of the fundamental 
frequency component of the Fourier series representation of the VSC output voltage. 
This factor for the 12-pulse phase-controlled VSC is constant and equal to 0.9; for the 
VSC with higher number of pulses this constant changes accordingly. For PWM control, 
k is variable and controlled through the amplitude modulation ratio ma, as k = n . ma. 
where for the two-level converter. n = 1/2& . 
If the converter switching and transformer losses are neglected, from the power 
balance equation, the instantaneous power flowing From the ac system into the VSC. and 
vice versa, is equal to the power on the dc side of the VSC. i.e., 
This power balance cm be also expressed as 
Hence, fiom the equation (6.4) and (6.6), it follows that the Vdc voltage changes are 
defined by the nonlinear differential equation: 
dVdc 3a k Va, -= sin a 
dt C X  
From equation (6.7), it is possible to see that for a > O ,  dVd,/dt > O which leads to 
the dc capacitor charging. For a < O ,  dVdc /dt c O ,  with the dc capacitor discharging. 
When a = O then dVd, /dt = O .  resulting in the dc voltage remaining constant. 
The transformer losses can be neglected, as these usually represent a very smail 
portion of the total STATCOM losses. Converter losses, on the other hand, c m  be 
significant, depending on the number of switches as well as the switching fiequency. 
These losses can be readily included into these equations by adding a resistance Rc in 
paraliel with the dc capacitor. Thus, equation (6.7) can be modified as follows: 
dVd, 3a  k V, -=  1 sin a - -- 
dt C X  R c  C Vdc 
In this case, steady state operation leads to an a = a. , due to the real power required to 
cover the converter losses. Hence, a0 can be determined from the following equation: 
3akV,  A v d ~  sin a. = -
C X  Rc 
where AV,, represents the change in the STATCOM capacitor voltage with respect to an 
initial value. This equation can be used to determine the value of Rc from a given value 
of a. obtained from a detailed representation and simulation of the converter. 
The results of modeling the STATCOM at fundamental frequency in the EMTP are 
shown and discussed in Section 6.5.1. With the help of a fundamental frequency tracking 
system based on a Fourier filter already used and explained in Chapter 3, the VSC is 
represented in the EMTP as a controlled voltage source based on equations (6.3). (6.4) 
and (6.8). The controllable voltage source is connected to the ac system through a step- 
down transformer and filtering devices equivalent tu those of the detailed model 
represented in Chapter 3. Al1 system control blocks remain unchanged, with the 
exception of the valve switching logic, which is removed. 
The STATCOM model is shown in Figure 6.1. It is used here to represent a 12- 
pulse VSC under phase control, as well as P W M  operation of a 6-pulse VSC. The 
STATCOM model is therefore universal and applicable for any transient stability study, 
which assumes balanced operating conditions and small frequency excursions. 
Figure 6.1 - Transient stability model of a STA TCOM 
Assuming balance fundamental frequency voltages, the controller can be accurately 
represented in transient stability studies using the basic model shown in Figure 6.1. The 
to this modei can be 
summarized as follows: 
p.u. differential-algebraic equations @AE) conesponding 
v f 9 dc,re 
3a  k V, 1 
v d ~  = sin a -  
Rc C 
Vdc 
where x, and f&) stand for the internai control variables and equations, respectively. 
and Vary depending on which STATCOM interna1 control structure is used. 
This rnodel ailows the full representation of control blocks except the valve 
switching logic. This means that the STATCOM operating limits can be easily included. 
The controller limits are defined in terms of the converter output current and the dc 
voltage limits. In simulations, the limits on the maximum converter output current can be 
implemented such that as soon as the maximum current is sensed. the integrator blocks 
are stopped. 
In the EMTP simulation of this model for the phase controlled STATCOM. the 
integration of the phase angle a is stopped when the measured converter output current 
reaches the limit, which in tum kept the dc voltage and hence the converter output 
voltage at its last value. In the PWM-based STATCOM, the controller has two outputs: 
the amplitude modulation factor ma and the output angle a. If the STATCOM reaches its 
maximum current limit, the amplitude modulation factor is held at its last value, while the 
maximum and minimum dc voltage are controlled through the phase angle a. 
6.2.2 STATCOM Steady Strte Model 
The steady state or power flow model can be readily obtained from the stability 
model equations (6.1 O), (6.1 1 ) and (6.12) by replacing the corresponding equations with 
the steady state equations for the dc voltage and the steady state V-1 charactenstics. 




sin a -  
C X  R c  C Vdc 
3akV,  
O = Vdc sin a - - 
X Rc 
The positive sign in equation (6.14). which defines the steady state control characteristics 
with a slope X S L  and a reference voltage Vlc,icf, is used when the STATCOM is operating 
in its capacitive region. while a negative sign is used in the inductive mode. Equation 
(6.15) represents the power balance equation, while (6.16) corresponds to the dynarnic dc 
voltage equation (6.1 1). Equation (6.1 7) defines the real and reactive power that 
STATCOM exchanges with the ac system. 
The limits on the current Ir as well as any limits in any other steady state variables 
can be directly introduced in this model. The STATCOM operating limits on the 
maximum and minimum STATCOM output current and dc voltage c m  be readily 
incorporated into these equations since the control variables which define these IWO 
variables are explicitly represented in the model. 
6.3 SSSC Modeling 
6.3.1 SSSC Transient Stability Model 
In order to develop a fundamental frequency mode1 of the SSSC, a power balance 
equation is used here. Thus, assuming that d l  system voltages and currents are balanced. 
the three-phase instantaneous power exchanged between the ac system and the converter 
may be represented as 
where VsRL6 and IIi,LO are the mis phason of the SSSC inserted voltage and the 
transmission line current, respectively. 
For the SSSC, control of the phase shift between the SSSC inserted voltage VSR and 
the transmission line current iii, controls the real power exchanged with the ac system. 
The real power is associated with over the switching losses and the charge/discharge of 
the dc capacitor. 
The difference between the controlled voltage and the output voltage at the primary 
side of the coupling transformer is due to the voltage across the series transformer 
reactance, i.e., 
where the positive sign corresponds to the capacitive operation, while the negative sign 
indicates inductive operation of the SSSC; a stands for the series transformer ratio, and 
Vsssc is the mis phasor of the SSSC output voltage. 
The rms value of the SSSC output voltage and on the converter side of the coupling 
transformer is: 
where Vsssc is  directly proportionai to the dc voltage. 
Again, k is a constant for the phase controlled SSSC, and equal to 0.9 in case of a 12- 
pulse VSC. If the SSSC is PWM-based, then the factor k is variable, as k = 117-h . rn, . 
where the modulation factor ma is a control output that depends on the system conditions. 
In case of a heavily loaded transmission line. the voltage across the transformer 
reactance may be significant and should be included in the model. In this case. the m s  
voltage on transformer line side of the SSSC, can be calculated as 
where V, and Vr are the rms voltages at the sending and receiving ends. Hence, the dc 
voltage behavior c m  be descri bed by the fol10 wing nonlinear di fferential equation: 
Figure 6.2 shows the one-iine diagrarn of the proposed transient stability modei of 
SSSC, as modeled in the EMTP. The mode1 includes the series coupling transformer. 
the three-phase controllable voltage source, and al1 control blocks, except those related to 
the valve switching logic. The magnitude of the controllable voltage source s h o w  in 
equation (6.22) can be calculated by using equation (6.23) and (6.25). The phase angle P 
is calculated with respect to the transmission line current ilin, as show in equation (6.22). 
Figure 6.2 - Transient stabiliv mode2 ofa SSSC 
The SSSC transient stability modei can be univenally represented with the 
following DAEs: 
where x, and f,(-) stand for the intemal control variables and equations. respectively, 
and Vary depending on the SSSC intemal control structure used. 
The proposed SSSC transient stability model contains al1 physical variables that 
define the controller. Hence, the SSSC actual control and operating limits c m  be easily 
incorporated into this model. Based on the MVA rating of the SSSC and the rating of the 
system to which the SSSC is connected, there is an upper limit of the senes injected 
voltage. This maximum injection voltage can be readily defined and incorporated into 
the model; thus. if the magnitude of the injected voltage VSR is larger than a VsR-maK, then 
VSR is fixed to this value. Also. the SSSC overload currents must be monitored. so that 
the controller currents are allowed to reach certain levels for predefned tirne periods. 
The transmission line current can also be monitored so that in case of reaching transient 
overcunent limit, the SSSC can be bypassed pemanently or for a certain pied of time 
during simulation. 
6.3.2 SSSC Steady State M d e l  
The SSSC steady state model cm be obtained from equations (6.26) and (6.27) 
replacing the existing differential and control equations with the corresponding steady 
state equations for the dc voltage and the line control characteristics of the SSSC as 
shown in Figure 4.4. The developed model is suitable for either a phase controlled or a 
PWM-based SSSC. 
Thus. from the control equations, the following equation cm be obtained: 
The following two equations are obtained from the power balance equation and dc 
voltage dynamic equation, respectively, 
Equations (6.29), (6.30), and (6.3 1) plus the equation (6.28), define the steady state 
model of the SSSC. 
6.4 UPFC Modeling 
6.4.1 UPFC Transient Stability Model 
In balanced conditions, the converter output voltage can be assumed to be a 
harmonic fiee sinusoidal waveform at fundamental frequency. This implies that the 
shunt and series converters in the UPFC structure c m  be modeled as shunt and series 
voltage sources. comected to the ac system through shunt and series transformen. 
respectively. Based on this ide& the proposed UPFC model is appropriate for transieni 
stability studies, where transient oscillations are in the order of 2-3 Hz under balanced 
operating conditions. The one-line diagram of the UPFC transieni stability model 
proposed here is s h o w  in Figure 6.3. 
UPFC Controller L_1 F 
The mode1 is based on a power balance assumption 1741; the real power going into 
the shunt converter is equal to the real power going out of the series converter plus the 
circuit and switching losses and the power stored in the dc circuit, Le., 
The three-phase instantaneous ac power flowing into/out the shunt converter, neglecting 
transformer losses and assuming fundamental fiequency and balanced conditions. c m  be 
defined as 
where V@, is the rms phasor of the sending-end voltage, v,~L(s,  -a) is the rms value 
of the shunt converter output voltage, aSh is the shunt transformer voltage ratio. Xsh is 
the shunt transformer equivalent leakage reactance. and a is the dc voltage control loop 
output. 
On the other hand, the three-phase instantaneous power that the series converter 
exchanges with the ac system, neglecting transformer losses and assuming fundamental 
frequency and balanced conditions, is equal to 
where VSRLSSR is the mis phasor of the senes converter output voltage. and IlineLOlinc 
is the rms phasor of the transmission line current. 
In the actual implementation of a UPFC controller. one phasor is usually chosen as a 
reference phasor and the shunt and series converter output voltage are synchronized with 
respect to it. Thus, in this case, the sending-end bus voltage phasor is chosen as the 
reference, i.e., 
where the mis values of the shunt and series converter output voltages are equal to 
with k = 1/2& for PWM-based converters. Vdc is the voltage at the dc capacitor. and 
m,,, and m, represent the amplitude modulation ratios for the shunt and series 
converters. respectively. 
The relationship between the series converter phasor voltages at the converter output 
and the transmission line side is given by 
The 1 s t  equation indicates that the voltage across the series transformer reactance 
depends on the transmission line current. Hence, if the shunt and series converter losses 
are added together and modeled as a resistance RC in parallel with the dc capacitor. then 
rquation (6.32) cm be represented as 
which yields to the dynamic equation for the dc capacitor voltage Vdc that can be used to 
determine the shunt and senes converter output voltages; thus, 
dV,, 3kas,m V -=  Sh sin a - 3 'SR I ~ i n c  Vdc  COS(^!&^ - Oiinc) -- (6.42) 
dt C Xs, C V ~ C  R,C 
The UPFC fundamental fiequency mode1 proposed here is simuiated in the EMTP 
and the results are shown and discussed later in Section 6.5.3. The VSCs are modeled as 
controllable voltage sources with their rms values being defined by equations (6.36) and 
(6.38) for the shunt converter, and (6.37) and (6.39) for the series converter. The 
variables msh , m, a and p are outputs from the UPFC control blocks implemented in 
TACS, whereas the reference variable. i.e., the sending-end bus voltage is tracked by 
using the Fourier filter discussed in Section 3.3.2. The UPFC fundamental frequency 
mode1 as simulated in the EMTP is s h o w  in Figure 6.3. 
The UPFC transient stability mode1 of Figure 6.3 can be represented with the 
following set of DAEs: 
dVdc - 3ka,,m V -- sh sin a - 3 'SR 11ine Vdc cos(Ssa - o,,",) -- 
dt 
(6--W) 
c x,, c Vdc RCC 
Psh + 
3 k ashmsh'dc's sin a 
Xsh 
Most of the variables used in these equations have been previously defined and are 
clearly depicted in Figure 6.3. The variables xCl and x,? stand for the control variables 
of the shunt and series converters (e.g. a in Figure 6.3), whereas the control system 
equations are represented by f,(.), which may be linear or nonlinear control equations 
depending on the specific control system. 
= 
The nonlinear differential equation (6.44) describes the dc voltage changes. 
Algebraic equations (6.45) describe the shunt and series converter power equations. and 
equation (6.46) and (6.17) represent the different relationships between the various 
system powers and the bus voltages and iine current. 
v,' 3kashm V V 
Qsh + - - sh cosa 
x sh X s h  
6.4.2 UPFC Steady State Mode1 
The PWM-based UPFC steady state model can be readily derived from equations 
(6.43) to (6.47). The steady state control variables and equations get reduced to 
The equation (6.41) in steady state can be written as: 
3 kashm V 
O = sh sin a - 3 VSR 11ine  COS(^^^ - - - Vdc 
c Xsh c Vdc RCC 
Equations (6.45), (6.46), and (6.47) are also part of the steady state model and they 
remain unchanged. 
It is important to properly introduce the controller limits into this model. To define 
these limits, the actual current limits in both converters and any other physical limits, 
such as limits on the power transfer between two converten and the series voltage. have 
to be considered. Besides the actud physical limits. the relationships among the different 
variables as well as the available variables in the equations mathematically describing the 
particular model have to be taken into account. 
6.5 EMTP Time-Domain Simulation Results 
To validate the proposed fundamental frequency models for the STATCOM, SSSC 
and UPFC, they are incorporated in the EMTP and tested in various power system 
scenarios. The power system is subjected to different perturbations to simulate both 
detailed and transient stability models of the controllers under similar operating 
conditions. The detailed models include al1 necessary elements needed to model the 
controllers, including the full representation of the their control systems together with the 
control blocks for the valve switching logic, as previousiy explained in Chapter 3.1. and 
5. 
The fundamental frequency models or reduced models should also capture the 
transient behaviour of the controllers in a full detail in typical stability studies. They are 
also suitable for control system design, since the models inciude al1 control blocks used 
in a detail controller analysis. except for the valve switching logic. The models. 
explained earlier in this chapter. are made of controllabte voltage sources connected to 
the ac system through appropriate coupling transformers. The coupling transformers 
have different structure than the ones in the detailed models, as there is no need for 
intermediate transformers, but have the same MVA rating and leakage reactance. Since 
the transformers are modelled without saturation, they are not suitable for the converter 
harmonic analysis; it is known that the harmonic spectra can be transferred €rom the ac 
side to the dc side of the converter having as a consequence possible saturation of the 
coupling transformer. However, the transformer saturation curve cm be easily 
incorporated in the reduced rnodels for other type of analyses if a detailed model of the 
transformer is included. 
It should be also mentioned that the detailed and reduced models have different tirne 
responses as there is some additional "damping" in the detailed model response due to the 
switching of the valves. To present this time delay in the detailed model responses. a 
transfer function I/( l  + sr,) with converter time constant Tc is introduced in the reduced 
models, immediately before the control outputs, Le.. a. B. m5h or rn,, 
The reduced models are fundamental frequency models and, therefore, suitable for 
power system analyses where the frequency excursions are not larger than 2 -3 Hz. They 
assume a symmetncal and balanced power system voltages and cunents, and as such can 
only be used in analyses such as three-phase fault studies. The reduced rnodels can be 
also used in other quasi-steady state stability studies such as voltage stability studies, as 
the operating and control limits of the controllers are represented in the model in full 
detail. 
The STATCOM, SSSC and UPFC reduced models are introduced in the same test 
systems used earlier for the detailed model analyses. The reduced models have the sarne 
rating as the detail models and are placed at the exact same locations. The following 
cases are studied on these test systems: 
1. The load at the end of the lower ac branch is increased in three steps until 
reaching full load. 
2. A three-phase fault through fault impedance is placed at Bus 6. which is in a 
close proximity to the controllers. 
It should be mentioned that although start-up mechanisms could be devised based on 
the different control strategies, no particular start-up strategy is used here. For example. 
in practice the STATCOM start-up sequence consists of several steps. starting with 
comecting the controller to the ac system through the circuit breaker but with the GTO 
valves blocked to allow the dc bus voltage to built up to the desired value through the 
anti-parallel diodes; the GTO valves start switching only after the dc bus voltage reaches 
the reference value, but with STATCOM output current set to zero to avoid any possible 
stress on the VSCs. During that time the STATCOM is in a constant current control 
mode. mentioned in Chapter 3. and only later is switched to automatic voltage control. 
The SSSC start-up sequence consists of several steps simila. to the STATCOM stm- 
up. Thus. the dc voltage is built up to the reference value through the anti-parallel diodes 
and only then the mechanical breaker by-passing the series transformer is opened. The 
SSSC is placed in the constant voltage mode, Le., inserts a fixed voltage in series with the 
transmission line, ramping up from zero to the reference value. The SSSC is later 
switched to constant power or current control. 
nie UPFC start-up procedure is basically the start-up sequence for the STATCOM 
and SSSC together, and only then the flow of real power from the shunt to the series 
converter is allowed. 
The actual start-up sequence, although possible to be modeled in the EMTP detailed 
representation, was not incorporated into the simulation. Instead, the dc voltage in the 
STATCOM, SSSC, or UPFC is allowed to build-up using the EMTP initialization 
process. Hence, a start-up delay of 4 s is incorporated to allow the power system 
variables to reach their steady-state values; this delay is not shown in the results. 
6.5.1 STATCOM Reduced and Detailed Mode1 Results 
The test system depicted in Figure 3.8 is used to test and validate the proposed 
STATCOM reduced models. The STATCOM is rated at 100 Mvar with the coupling 
transformer ration of 138 kV 1 6 kV. The transformer resistance is assumed very small 
and therefore neglected, while the total leakage reactance was considered to be 14.5 %. 
The STATCOM is designed to control the voltage at Bus 8, and thus regulate the load 
bus voltage at Bus 10. 
Load variations at 5 s and 6 s are simulated on Bus 10 to depict the behaviour of the 
reduced model in steady state, thus validating the proposed rnodel for small voltage 
variations (less than 20 %), similar validation studies were presented in [j 1, 651. It was 
shown that the reduced model was not very sensitive to the value of Rc, due to the small 
voltage variations. An initiai dc voltage of 8 kV in the reduced model was chosen. so 
that the initial value of the control output angle a is reached; an appropriate converter 
time constant Tc is chosen to match the time response of both detailed and reduced 
models dunng the dynamic process at 5 s and 6 S. Figure 6.5 depicts the system 
behaviour for both detailed and reduced models. Both models show adequate voltage 
regulation and rather similar dynamic responses. even for the intemal variables Vde and 
a. 
To validate and test the limits of the proposed reduced model for large sysiem 
disturbances, a severe three-phase fault through a small fault impedance is applied at 4.5 
s at Bus 6, and then removed at 4.65 s by tnpping the corresponding transmission line. 
The results of this classical transient stability study are depicted in Figure 6.5. In this 
case. even for the large voltage and angles variations, both STATCOM models show very 
similar results. It is noticeable that during the fault, there is a small difference in the 
results, as it would be expected, since the voltage and currents tend to deviate from the 
sinusoidal shapes due to irregular switching; similar behaviour is observed in 
fundamental frequency models of HVDC systems [75]. These results basicall y val idate 
the STATCOM proposed reduced model. 
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6.5.2 SSSC Reduced and Detailed Model Results 
The test system shown in Figure 4.6 and used in the tests and simulation of the 
SSSC detaiied model is used again here. The reduced SSSC model is rated at 70 Mvar 
30 kV as the detailed SSSC model, and placed at the lower ac parallel line to regulate the 
transmission line current. To illustrate performance of both the SSSC detailed and 
reduced models with small system perturbations, load variations at 5 s and 6 s are 
simulated again at Bus 10. Figure 6.6 illustrates the generator voltage regulation and its 
intemal angle variations. as well as the p.u. rms currents on both parallel lines. Both 
models show almost identical results. 
The results of applying an identical three-phase fault to the test system as in the case 
of the test systern with the SSSC are shown in Figure 6.7. Once again, the results show 
very similar results for the reduced and detailed models, validating the proposed reduced 
model. 
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6.5.3 UPFC Reduced and Detailed Model Results 
Load variations at 5 s and 6 s are simulated in the test system presented in Chapter 5. 
Figure 5.3 to compare the behaviour of the UPFC detailed and fundamental frequency 
models, and to validate the proposed reduced model for small disturbance stability 
analysis. A relatively large start-up tirne of 4 s was chosen to let initial transients die 
down, so that better cornparison between the two models can be carried out, as the start- 
up processes on both models are fairly distinct due to the significant modeling 
di fferences. 
The UPFC shunt converter is designed to keep the sending-end voltage at 1 .O p.u.. 
whereas the dc voltage is kept ai 22 kV. The series inverter varies the magnitude and 
phase of its output voltage to maintain the real power on the transmission line at 70 
MW/phase, and to keep the voltage magnitude at the receiving-end of the line at 0.97 p.u. 
The results obtained for both detailed and transient stability models are presented in 
Figures 6.8 and 6.9. As it can be observed, both models present similar trends. It is 
interesting to notice that the UPFC. due to tight voltage regulation at the sending and 
receiving-ends, works as a phase shifter introducing a series inserted voltage of 
appropriate phase angle between the two ends of the line. 
To simplify the calculations, al1 converter losses were concentrated on the dc 
resistance Rc, and the ac resistors were neglected, which should not introduce significant 
errors in the simulations. The actual value of the dc resistor can be computed from the 
steady-state equation (6.50), based on a steady-state point obtained from the detailed 
simulations. When the operating point obtained by the detailed model calculation is not 
available, the dc resistance should be calculated based on the fact that these resistive 
losses should be equal to some already predicted losses that depend on the valve 
s truc tue. 
The difference between the responses rends to be more pronounced in the area of 
increased power flow (see Figure 6.9) due to the fact that the converter losses change for 
different steady state operating points; hence, it is necessary to compute different value of 
Rc for each load setting or operating point. Hoivever, for many study purposes. the 
discrepancies may be acceptable. 
A 3-phase fault through an impedmce is applied at Bus 6 at 4 s for full loading 
conditions in the test system. Nine cycles after the fault, the circuit breaker between 
Buses 4 and 5 is opened, clearing the fault and disconnecting the load at Bus 7. The 
generator at Bus 3, which has an AVR to keep its terminal voltage at 1 .O p.u., recovers 
successfully afler the fault. as it cm been seen from the corresponding waveforms in 
Figure 6.10. The series converter continues to control real power and voltage magnitude 
at the receiving-end using the same control scheme used in al1 previous simulations. The 
series voltage magnitude and dc voltage, as well as the control outputs are s h o w  in 
Figure 6.1 1. 
The results for the two models do not reveal large differences. Even during the fault 
period the responses of the detailed and reduced models are almost identical. showing 
that the reduced mode1 can be successfully used for stability analyses. 
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This chapter proposes and justifies novel and complrte transient stability and steady- 
state models for the STATCOM, SSSC, and UPFC. The models are successfully 
validated by obtaining matching results in the EMTP at various realistic operating 
conditions of a test system for both reduced and detailed models of the controller. 
The proposed models can be directly implemented in any software package that has 
some extemal prograrnrning capabilities, or c m  be readily integrated in any power flow. 
voltage stability. and/or transient stability prograrns. It should be noted that the model is 
independent of the type of control used in any of these controllers. The results for the 
STATCOM and SSSC are based on a phase control scheme, while for the UPFC model 
the results were obtained for a PWM-based control technique. 
The proposed models include and properly represent the ac as well as dc side of all 
controllers, so that operating and control limits can be properly represented in these 
models. The models can be used in balanced and fundamental frequency studies of 
power system, such as steady state, small signal. voltage and transient stability analyses. 
Chapter 7. 
CONCLUSIONS 
7.1 Summary of Main Results 
In this thesis. two-level force-commutated voltage-sourced converters for power 
system applications have been studied by examining the STATCOM. SSSC, and UPFC 
controller applications. A brief introduction to FACTS controllers is given in Chapter 1 .  
Chapter 2 explains the fundamentals of forced-commutated VSCs, with emphasis on high 
power applications. Also, the basic operating pnnciples of the phase controlled and 
PWM-based VSCs are given in this Chapter. 
The general concepts of shunt compensation and the STATCOM power system 
application are given in Chapter 3. The 12-pulse and PWM-based STATCOMs are 
successfully modeled in the EMTP. inchding a detailed representation of the valves and 
the snubber circuits. The presented tirne-domain simulations verify the adequate 
STATCOM operation, demonstrating successful operation of two kind controllers. Le., 
PWM and phase controllers. Also, a bief cornparison of the STATCOM and SVC 
performances is given in Chapter 3. 
The general concepts of series compensation and the theory of operation and basic 
equations of a SSSC are described in Chapter 4. The SSSC operating conditions and 
constraints are compared to the operating condition of a TCSC, showing that the SSSC 
offers several advantages over the TCSC. The detailed models of the 12-pulse and 
PWM-based SSSCs are implemented in the EMTP and their successful operation is 
verified in realistic power system application. 
Chapter 5 presents the fundarnentals of a UPFC application. explaining in detail the 
operating principles and limits as well as practical ratings of the equipment. The UPFC 
detailed mode1 is implemented in the EMTP using the sinusoidal PWM-based control 
system. The UPFC operation is verified in the realistic test system and various credible 
power systern scenarios. 
Chapter 6 proposes and explains in detail novel transient stability and steady state 
rnodels for the STATCOM. SSSC and UPFC. The models are successfully validated in 
the EMTP at various realistic operating conditions. 
7.2 Contributions 
The main contributions of this thesis are surnrnarized below: 
The detailed models of the STATCOM, SSSC, and UPFC were implemented and 
tested in the EMTP. These modeis include a detailed representation of the valves and 
the snubber circuits. as well as the full control circuit representation. The models are 
applicable for transient stability analysis, and cover broader range of frequency 
oscillations, and are also suitable for simulations in unbalanced power conditions. 
Two kinds of controllers. i.e. phase-controlled and PWM-based, are successfully 
implemented for the STATCOM and SSSC. Both control strategies are based on 
direct manipulations of the control variables rather then using a d-q decomposition to 
separate active and reactive components. which is the usual implementation in most 
of today's controls. It has been also shown that classical and simple PI controllers are 
suitable for the controller designs. 
The UPFC PWM-based control circuit has been designed and implemented in the 
EMTP. It has been s h o w  that the UPFC control decoupling is possible and even 
desirable due to its simplicity and consequent pice reduction. Three different control 
schemes for the series converter in the UPFC configuration. together with a novel 
approach of directly controlling the receiving-end voltage. have been described and 
evaluated. The presented time-domain simulations in EMTP, together with the 
theoretical evaluation, validate the proposed control design. 
It has been shown that the UPFC c m  be used to successfûlly damp power oscillation 
caused by a nearby fault. The additional damping control circuit has been designed 
and verified in the EMTP simulation. 
This thesis proposes and justifies novel transient stability and steady state models for 
the STATCOM, SSSC. and UPFC. The models are successfully validated in the 
EMTP for various operating conditions and in a realistic test system. The proposed 
models can be directly implemented in any power software package that has some 
extemal programming capabilities, or can be readily integrated in power flow. voltage 
stability, and transient stability programs. 
The proposed models are independent of the type control used, and they include and 
properly represent ac and dc sides of the VSCs, with operating and control limits 
being included in the models. 
7.3 Future Work 
The future work should include introduction of the developed transient and steady 
state models to eigenvalue, voltage, transient stability and power flow programs. 
respectively. The models should be further used in stability studies for planning and 
operation of actual power sy stems. 
Appendix A 
Mathematical a-p and d-q transformations 
A.1 Background 
In the late 1920s. R. H. Park introduced a new approach to electric machine analysis. 
where the stator variables were referred to a h e  of reference fixed in a synchronous 
machine rotor. Park's transformation eliminated time-varying inductances from the 
voltage equations of the synchronous machine, which in tum simplified synchronous 
machine analyses and calculations [7O 1. 
Park's transformation initiated a new way of dealing with time-varying variables, 
and these were later introduced to induction machine analysis by H. C. Stanley [71]. 
Today, general transformation techniques based on the Park's transformation are being 
used for different types of power system studies [JS]. 
A.2 General Transformation 
Although changes to variables was first introduced in the analysis of ac machines to 
eliminate time-varying inductances, changes of variables are also employed in the 
analysis of various static. constant parameter power system components. Thus. the 
variables associated with the transformers, transmission lines. loads. capacitor banks. etc., 
cm be transformed to a synchronous rotating reference frame. 
A set of three instantaneous phase variables can be uniquely represented by a single 
point in a plane if their sum is equai to zero. Thus, sinusoidal variable y(t) can be 
descri bed as: 
If the cornplex vector is set to be 
then the three-phase sinusoidal quantities can be represented by a single complex vector. 
The cornplex vector for three-phase quantities, denoted by f ( t ) ,  is chosen such that the 
. 2 x  t x  
- J -  j- 
projection of the vector in three directions eJo. e and e give the three-phase 
instantaneous variables f , ( t ) ,  f,,(t) and f,(i). Thus, 
Manipulating (A.3) gives. it is possible to obtain 
.Zn . 2~ 
J- -J- 
f,(t)+ fb(t)-e + f,(t)-e -' = 
Therefore, a complex vector can be calculated %om the three-phase instantaneous 
quantitics as follows: 
where 
It is possible to define a three-phase systern using symmetrical components. i.e., 
positive, negative. and zero sequence components. Thus, 
Multiplying equation (A.7) by K yields 
Equation (A.8) shows th at the vector will rotate anticlockwise with a constant amplitude 
and angular velocity w ,  if the three-phase variables contain only the positive sequence 
fundamental frequency component. Figure A. 1 illustrates the vector with only positive 
sequence. 
I Real axis 
Figure A. 1 - Representation of a complex vector cvith only positive seqtrence 
component in the Cartesian plane 
The vector will rotate clockwise with constant amplitude and angular velocity o. if 
the three-phase variables contain only the negative sequence lundarnental frequency 
component. if the three phase variables are unbalanced with both positive and negative 
sequence components. the vector will be as illustrated in Figure A.Z. If the three-phase 
quantities are of zero sequence, the resulted complex vector will be equal to zero. 
I Real A& 
Figure rl.2 - Reprrsentufion of complex vector ivith both positive and negcrrire 
sequence component in the Cartesian plane 
A.3 ds,qs Compoaents and dq Components 
The ds and qs components are defined as the real and imaginary parts of the complex 
vector T(t), respectively, Le., 
The transformation matnx From phase variables to ds,qs coordinates is as follows: 
and the ds. qs coordinates c m  be calculated as follows: 
The total instantaneous power may be then expressed in abc variables as 
(A. 10) 
(A. 12) 
The total power expressed in the qs.ds variables must equal the total power expressed in 
the abc variables, i.e., 
vq, vqs, ih, and i,, are calculated according to the previousl 
(A. 13) 
.y described 
transformation. The Y2 factor cornes about due to the choice of the constant used in the 
transformation. Although the waveforms of the ds and qs voltages, currents. etc.. are 
dependent upon the angular velocity of the frame of reference, the waveform of the total 
power is independeni of this frame. The waveform of the total power is the same 
regardless of the reference h e  in which is evaluated. 
Al1 the quantities defined above are described in the static reference frame. i.e.. the 
Cartesian plane. If a rotating reference frame. which synchronously rotates with a vector. 
is used, the soîalled dqtomponents can be obtained. 
where 
fd (t) = fds (t) cos(ot) + fqs(t). sin(ot) 




A.4 Stationary Circuit Variables Traasformed to the arbitrary Reference Frame 
A.4.1 Resistive Elernents 
The voltage and current relationship for the resistance in dq h e  is simply given by 
the following equations: 
(A. 1 7) 
(A. 18) 
A.1.2 Inductive Elements 
The voltage and current relationship for the inductance in dq frarne is simply given 
by the following equations: 
A.4.3 Capacitive Elements 
(A. 19) 
(A.20) 
The voltage and current relationship for the capacitance in dq h e  is simply given 
by the following equations: 
Appendix B 
UPFC Mocleling Using d-g- Transformation 
The system shown in Figure B. l  can be descnbed by the foilowing equations. with 
voltages and currents in the d-q - coordinates (see Appendix A). 
Figure B. I - One Zine diagram of a fivo terminal systern with a UPFC 
Rsh and Rse represent the shunt and series transformer losses, respectively. Lsh and 
Lse represent the shunt and series transformer leakage inductances, respectively. The 
transmission line and series transformer parameters are included together, i.e. 
Rrc+RTL=RL and Lw+ LTLZLL. 
On the other hand. the active power balance equation States that: 
which in the d-q coordinates. cm be written as: 
In steady state. i.e.. d/dt = O . and equations (B. 1 ) through (B.6) becorne 
(B. 11) 
Equations for small disturbance stability analysis around a given operating point. can 
be written as follows by neglecting second order ternis A' in (B. 1 1): 





Neglecting the voltage harmonic produced by the converter, and assuming that the 
phase shift angles between the reference voltage and the shunt vsh and series converter 
output voltages v, are a and P, respectively, the d-q components of the converter output 
voltages cm be expressed as 




where ki and k2 represent factors that relate these voltage magnitudes to the dc voltage. 
In the case of smail disturbances. equations (B. 17) through (B.20) can be linearized as 
follows: 
where the steady state angles a, and Po can be calculated as follows: 
For the following per-unit system: 
where x stands for a. b. or c. equations (B. 12) through (8.16) can be rewritten as state- 
space matrix equations: 
where the state and input vectors are, respectively, 
and the state or plant matrix A is given by: 
A = 
where 
30~Cvsedo  3 0 ~  Cvsqo 
The input or control matrix B is given by the following equation: 
where 
By taking the Laplace transform of equation (8.29). the state equation in the 
frequency domain becomes: 
where the state matrix A depends on the operating points as shown in equation (B.32). A 
solution of the state equation cm be obtained by solving for Ax(s) as follows: 
Hence, 
The Laplace transform of Ax has two components, one dependent on the initial conditions 
and the other on the inputs, which correspond to the Laplace transforrns of the free and 
zero state components of the state luid outputs vecton [27]. The poles of Ax(s) are the 
roots of the equation 
which is the characteristic equation of matrix A, with the values of s that satisfies this 
equation being the eigenvalues of matrix A. 
Appendix C 
A More Recent Bibliography 
H. Wang "A Unified Model for the Analysis of FACTS Devices in Damping Power 
System Oscillations - Part III", IEEE Tr~nsctions on Power Delivery, Vol. 15, No. 
3, pp. 978 - 983. July 2000. 
J. Liu, Y. Song, and P. A. Mehta "Strategies for Handling UPFC Constraints in 
Steady-State Power Flow and Voltage Control". IEEE Transactions on Porver 
Systems. Vol. 15. No. 2. pp. 566 - 571. May 2000. 
C. R. Fuerte-Esquivel, E. Acha, and H. Ambriz-Perez "A Cornprehensive Newton- 
Raphson UPFC Model for the Quadratic Power Flow Solution of' Practical Power 
Networks", IEEE Transactions on Power Systems, Vol. 15, No. 1. pp. 102 - 109. 
February 2000. 
N. Li, Y. Xu, and H. Chen "FACTS-Based Power Flow Control in Intercomected 
Power Systems". IEEE Transactions on Power Systems. Vol. 15. No. 1. pp. 357 - 
262. February 2000. 
E. J. de Oliveira, J. W. Marangon Lima. and K. C. de Almeida "Allocation of FACTS 
Devices in Hydrothermal Systems", IEEE Transactions on Power Systems, Vol. 15, 
No. 1. pp. 276 - 282, February 2000. 
S. Arabi, P. Kundur, and R. Adapa "I~ovat ive  Technique in Modeling UPFC for 
Power System Analysis", IEEEE Transactions on Power Systerns. Vol. 15, No. 1, pp. 
336 - 341, Febmary 2000. 
R. Billington, M. Fotuhi-Finizabad, S. Faried. S. Aboreshaid "Impact of Unified 
Power Flow Controllers on Power System Reliability", IEEE Transactions on Power 
S'stems, Vol. 15, No. 1, pp. 410 - 41 5. February 2000. 
P. Garcia-Gonzaies, and A. Garcia-Cerrada "Control System for a PWM-Based 
STATCOM". IEEE Transactions on Power Delivery. Vol. 15. No. 4. pp. 1252 - 
1257, October 2000. 
P. Rao. M. L. Crow, and 2. Yang "STATCOM Control for Power System Voltage 
Control Applications". IEEE Transuctions on Power Delivery. Vol. 15. No. 4. pp. 
13 1 1 - 13 1 7, October 2000. 
10. M. Mohaddes, A. M. Gole, and S. Elez "Steady-State Frequency Response of 
STATCOM". IEEE Transactions on Power Delivery, Vol. 16, No. 1, pp. 18 - 23, 
January 200 1. 
11. S. Dong, W. Zhonghong, J. Y. Chen, and Y. H. Song "Harmonie Resonance 
Phenornena in STATCOM and Relationship to Parameters Selection of Passive 
Components", IEEE Transactions on Power Defivery, Vol. 16, No. 1, pp. 46 - 52, 
January 200 1. 
12. S. Bruno, E. de Tuglie, M. La Scala, and P. Scarpellini "Dynamic Security Corrective 
Control by UPFCs", IEEE Transactions on Power Systems, Vol. 16, No. 3, pp. 490 - 
497, August 2001. 
13. J. Lim, and S. Moon "UPFC Operation for the Minimization of power production and 
delivery costs". Proceedings IEEE Summer Power Meeting, Seattle, WA, July 200 1 . 
14. X. Duan, J. Chen. Y. Luo, and Y. Huang "Power Flow Control with FACTS 
Devices", Proceedings IEEE Summer Power Meeting, paper 0-7803-6423-6/00. 
Seattle, WA, July 200 1 . 
15. S. Kim, J. Lim, S. Moon "Enhancement of Power Systern Secunty Level nirough the 
Power Flow Control of UPFC", Proceedings IEEE Summer Power Meeting, Seattle. 
WA, July 200 1. 
16. B. Han, S. Moon, and G. Karady "Dynarnic Characteristic Analysis of Multi-Bridge 
PWM Inverter for SSSC", Proceedings IEEE Summer Power Meeting, Seattle, WA. 
July 200 1. 
17. J. Chen, X. Wang, X. Duan, D. Wamng "Application of FACTS Devices for the 
Interconnected Line between Fujian Network and Huandong Network, Proceedings 
IEEE Sirmmer P ower Meeting, Seattle, WA, July 200 1. 
18. B. Fardanesh, B. Shperling, E. Uzunovic, and S. Zelingher "Multi-Converter FACTS 
Devices: The Generalized Unified Power Flow Controller", Proceedings IEEE 
Summer P ower Meeting, Seattle, WA, July 200 1 . 
19. T. Mok. Y. Ni, and F. Wu "Design of Fwzy Damping Controller of UPFC Through 
Genetic Algorîthm", Proceedings IEEE Surnmer Power Meeting, paper 0-7803-6423- 
6/00, Seattle, WA, July 200 1. 
20. H. Chen, R. Zhou, and Y. Wang "Analysis of Voltage Stability Enhancement by 
Robust Nonlinear Statcom Control.', Proceedings IEEE Summer Poiver Meeting. 
paper 0-7803 -6423 -6/OO. Seattle, WA. July 200 1 . 
Reference List 
N. G. Hingorani "Flexible AC Transmission Systems (FACTS) - Overview". IEEE 
Spectrum, pp. 40 - 45, April 1993. 
L. Gyugyi. N. G. Hingorani, P. R. Nannery, and N. Tai "Advanced Static Var 
Compensator Using Gate Tum-Off Thyristors for Utility Applications". CIGRE. 23 - 
203, August 26 - September 1. 1990, France 
T. J. Miller "Reactive Power Control in Electric Systems ". John Wiley di Sons, 1982. 
USA 
Cornmittee on Static Compensation Engineering and Operating Division Canadian 
Electrical Association (CEA) 'Static Compensators for Reactive Power Control". 
Canadian Efecrrical Association, 1 984, Canada 
L. Gyugyi "Power Electronics in Electric Utilities: Static Var Compensators". 
Proceedings oflEEE, Vol. 76, No. 4, pp. 483 - 494, Apnl 1988. 
E. W. Kimbark "lmprovement of System Stability by Switched Series Capacitors". 
lEEE Transactions on Power System Apparatus and Systems. Vol. PAS-85, No. 2, pp. 
180 - 188, Febniary 1986. 
M. R. Iravani "Thyristor-Controlled Phase Shifters for AC Transmission'. IEEE 
PESC Record, I 7'h Annuaf IEEE Power Electronics Specialist Confieence. pp. 291 - 
300, June 1986, Canada 
J. Amilaga, B. Barrett, N. A. Vovos "Thyristor-Controlled Regulating Transformer 
for Variable Voltage Boosting", IEE Proceedings, No. 10, October 1976. 
H. Stemmler and G. Guth "The Thyristor-Controlled Static Phase-Shifier - A New 
Tool for Power System Flow Control in AC Transmission System". Brown Bovery 
Review, Vol. 69. pp. 73 - 78. 1982. 
10. R. S. Rarnshow "Power Electronics Semiconductor Switches". Chuprnun & Hull. 
1993, UK 
1 1 . L. Gyugyi "Dynamic Compensation of AC Transmission Lines by Solid-State 
Synchronous Voltage Sources". IEEE Transactions on Power Defivery, Vol. 9. No. 2. 
pp. 904 - 9 1 1, April 1 994. 
12. C. W. Edwards. K. E. Mattem, P. R. Nannery, and J. Gubemick "Advanced Static 
Var Generator Employing GTO Thyristors". IEEE Transactions on P o w r  Delivep. 
Vol. 3. No. 4. pp. 1622 - 1627, October 1988. 
13. A. E. Hammad "Cornparhg the Voltage Control Capabilities of Present and Future 
Var Compensating Techniques in Transmission Systerns", IEEE Transactions on 
Po wer Delivery, Vol. 1 1, No. 1 .  pp. 175 - 484, January 1 996. 
14. E. Larsen, N. Miller, S. Nilsson, and S. Lindgren "Benefits of GTO-based 
Compensation Systems for Electric Utility Applications", IEEE Transactions on 
Power Delivery, Vol. 7. No. 4, pp. 2056 - 2062. October 1992. 
15. C. Schauder, M. Gernhardt, E. Stacey, T. Lemak, L. Gyugyi, T. W. Cease, and A. 
Edris "Development of a t 100 MVAR Static Condenser for Voltage Control of 
Transmission Systems", IEEE Transactions on Power Delivery. Vol. 10. No. 3. pp. 
1486 - 1493, July 1995. 
16. L.  Gyugyi, C .  D. Schauder, and K. K. Sen "Static Synchronously Senes 
Compensator: A Solid-State Approach to the Senes Compensation of Transmission 
Line". lEEE Tramuctions on Power Delivery, Vol. 12, No. 1 ,  pp. 406 - J 1 7, January 
1997. 
17. B. T. Ooi. S. 2. Dai, and X. Wang "Solid-State Senes Capacitive Reactance 
Compensators", IEEE Transacîions on Power Delivery, Vol. 7, No. 2, pp. 9 14 - 9 19, 
Apnl 1992. 
18. L. Gyugyi "A Unified Power Flow Control Concept of Flexible AC Transmission 
Systems ". IEE Proceedings - C, Vol. 139, No. 4. pp. 323 - 33 1, July 1992. 
19. L .  Gyugyi. C .  D. Schauder, S. L. Williams, T. R. Rietman, D. R. Torgerson, and A 
Edris "The Unified Power Flow Controller: A New Approach to Power Transmission 
Control", IEEE Transactions on Power Delivery, Vol. 10. No. 2, pp. 1085 - 10%. 
April 1995. 
20. H. Mehta, R. K. Johnson. D. R. Torgenon, L. Gyugyi, and C. D. Schauder "Unified 
Power Flow Controller for FACTS ". Modern Power Systems. Vol. 12. No. 12. 
December 1992. United Kingdom 
21. L. Gyugyi, C .  D. Schauder, M. R. Lund, D. M. Harnmai, T. R. Reitman, D. R. 
Torgerson, and A. Edns "Operation of Unified Power Flow Controller Under 
Practical Constraints", IEEE Winter Meeting, PE-5 1 1 -PWRD-O- 1 1 - 1 996, February 
1997. 
22. "AEP to Build Latest Controller from EPRI's FACTS Project". Public Power. pp. 35, 
Novernber - December 1995. 
23. M. Rahman. M. Ahrned. R. Gutman, R. J. O'Keefe, R. J. Nelson, and J. Bian "UPFC 
Application on the AEP System: Planning Consideration", IEEE FVinlrr .l.ferring, P E -  
582-PWRS-0-0 1 - 1997. February 1997. 
24. J. Reason bbNewYork State Acts to Relieve Growing Network Congestion", Eiectrical 
World, Special Report, JanuaryFebruary 1999. 
25. B. Fardanesh, M. Henderson, B. Shperling, S. Zelingher, L. Gyugyi, B. Lam, R. 
Adapa, C. Schauder, J. Mountford, and A. Edris "Convertible Static Compensator: 
Application to the New York Transmission System ", CIGRE 14-1 03, France, 
September 1998. 
26. C. W. Taylor "Power System Voltage Stability", McGraw-Hill, Inc.. New York. 
USA, 1993. 
27. P. Kundur "Power S ystem Stability and Control", McGraw- Hill, Inc.. New York. 
USA, 1994. 
28. E. Uninovic, C. A. Canizares, and J. Reeve "EMTP Studies of LJPFC Power 
Oscillation Darnping", Proceedings of the North American Power Symposium 
(NAPS), October 1999. 
29. N. Mohan, T. M. Undeland, and W. P. Robbins "Power Electronics: Converters. 
Applications, and Design", Second Edition John Wiley & Sons, Inc.. 1995. 
30. Proceedings of EPRI 2"d FACTS Users Meeting, Chattanooga, Tennessee. November 
4-5, 1999. 
3 1. S. Bernet. R. Teichmann, A. Zuckerberger, and P. K. Steimer "Cornparison of High- 
Power IGBT's and Hard Driven GTO's for High-Power inverters", IEEE 
Transactions on Industry Applications, Vol. 3 5 ,  No. 2, pp. 487 - 495. March/Apnl 
1999. 
32. P. K. Steimer. H. E. Gruning, J.  Weminger. E. Carroll. S. Klaka, and S. Linder 
"IGCT - A New Emerging Technology for High Power, Low Cost Inverters". lEEE 
Industry .4pplicaiion Illagrnine, pp. 12 - 1 8, Jul y/August 1 999. 
33. B. Mwinyiwiwa. B. Ooi, and Z. Wolanski "UPFC Using Multiconverter Operated by 
P hase-Shi Red Triangle C h e r  SP WM Strategy ", IEEE Trunsac~ions on Indicstry 
Applicaiionr, Vol. 34, No. 3, pp. 495 - 500. May/June 1998. 
34. M. A. Boost, and P. D. Ziagos "State-of-the An Carrier PWM Techniques: A Critical 
Evaiuation", IEEE Transactions on Industriol ..lpplications, Vol. 74, NO. 2. pp. 482 - 
49 1. March/April 1988. 
35. J. Holw "Pulse Width Modulation - a Survey", IEEE Transoclions on Indtistriol 
Elecrronics. pp. 4 10 - 420. March 1992. 
36. M. H. Rashid "Power Electronics: Circuit, Devices. and Applications". Preniice Hall. 
Inc., 1988. 
37. " Electromagnetic Transients Program (EMTP) Volume 4: Workboo k I V  (TA CS) ", 
Printed by Electric Power Research lnstitute (EPRI), June 1989. 
38. Y. Sumi, Y Harumoto, T. Hasegawa, M. Yano, K. Ikeda, and T. Matsuura "New 
Static Var Control Using Force-Comrnutated Inverters", IEEE Transactions on Po wer 
Apparatus and Systems. Vol. PAS- 100, No. 9, pp. 42 16 - 4224, September 198 1. 
39. Final Report " 1 MAVR Advanced Static Var Generator Development Program", 
Research and Devefopment Cenrer of Westinghouse Electric Corporation. New York, 
April 1987. 
JO. S. Mori, K. Matsuno. T. Hasegawa, S. Ohnishi. M. Takeda. M. Seto, S. Murakami, 
and F. Ishiguro "Development of a Large Static Var Generator Using self- 
Commutated Inverters for Improving Power System Stability", IEEE Trunsactions on 
Power S'stems, Vol. 8, No. 1. pp. 371 - 377, February 1993. 
41. C. Schauder, M. Gernhardt, E. Stacey, T. Lemak, L. Gyugyi, T. W. Cease, and A. 
Edris "Operation of + 100 MVAR TVA STATCOM, IEEE Winter Meeting, PE - 
509-P WRD-0-0 1 - 1997, January 1997. 
42. N. G. Hingorani, and L. Gyugyi "Understanding FACTS: Concepts and Technology 
of Flexible AC Transmission Systems", IEEE Press, 2000. 
43. L. Gyugyi "Reactive Power Generation and Control by Thyristor Circuits". IEEE 
Transactions on Industry Appfications, Vol. IA- 15, No. 5. pp. 52 1 - 53 1, 
SeptembedOctober 1997. 
44. N. Dizdarevic and G. Andersson "On Regulating Capabilities of Unified Power Flow 
Controller During Voltage Emergency Conditions", Proceedings IWPS, pp. 275-282. 
CIeveland, Ohio, October 1998. 
45. C. Schauder, and H. Mehta "Vector Analysis and Control of Advanced Static VAR 
Compensators", IEE Proceedings-C, Vol. 140, No. 4, pp. 299 - 306, July 1993. 
46. P. W. Lehn, and M. R. Iravani "Experimental Evaluation of STATCOM Closed Loop 
Dynamics", IEEE Winter Meeting, PE-198-PWRD-0-12- 1997, January 1998. 
47. Y. Jiang, and A. Ekstrorn "Applying PWM to Control Overcurrents at Unbalanced 
Faults of Forced-Commutated VSCs Used as Static Var Compensatoe". IEEE 
Transactions on P ower Delivery, Vol. 12, No. 1. pp. 273 - 278. January 1997. 
48. C. Hochgraf, and R. H. Lasseter "Statcom Controls for Operation with Unbalanced 
Voltages", IEEE Transactions on Power Delivery, Vol. 13. No. 7. pp. 538 - 541, 
Apni 1998. 
49. Y. L. Tin, and Y. Wang "Design of Series and Shunt FACTS Controller Using 
Adaptive Non1 inear Coordinated Design Techniques", IEEE Transactions on Po wer 
Systems, Vol. 12, No. 3, pp. 1374 - 1379, August 1997. 
50. R. H. Lasseter " Electroniagnetic Transients Program (EMTP) VoZume 3: Workbook 
!II (TACS) ", EL-465 1, Vol. 3, RP 2 149-6, EPRI, June 1989. 
5 1. D. N. Kosterev "Modeling Synchronous Voltage Source Converters in Transmission 
System Planning Studies", IEEE PES Summer ibfeeting, 96 SM 465-5 PWRD, July 
1996. 
52. L. Gyugyi "Soiid-Statr Control of Electnc Power in AC Transmission Systems", 
International Symposium on "Electric Energy Conversion in Power Systrms, Invited 
Paper. No. T-IP. 4. Capri, Italy, 1989. 
53. C. J. Hatziadoniu, and A. T. Funk "Development of a Control Scheme for a Series- 
Connected Solid-State Synchronous Voltage Source", IEEE Transactions on Poiver 
Delivery, Vol. 1 I , No. 2, pp. 1 138 - 1 144, April 1996. 
54. R. Mihalic, and 1, Papic "Mathematical Models and Simulation of a Static 
Synchronous Series Compensator", IEEE Power Tech '99 Confirence, BPT99-3 15- 
42, August 1999. Budapest, Hungary. 
55. K. K. Sen "SSSC - Static Synchronous Series Compensator: Theory, Modeling. and 
Applications". IEEE Transactions on Power Delivery, Vol. 13. No. 1. pp. 24 1 - 246. 
January 1998. 
56. " Electromagnetic Transient Program (EAITP) Revised Rule Book, Version 2.0". 
EPRI, June 1989. 
57. L. Moran, P. D. Phoivos, and G. Joos "A Solid-State High Performance Reactive- 
Power Compensator", IEEE Transactions on Industry Applications. Vol. 29. No. 5.  
pp. 969 - 977, SeptembedOctober 1 993. 
58.1. Papic, P. Zunko, and D. Povh "Basic Control of Unified Power Flow Controller", 
IEEE Transactions on Power Systems, Vol. 12, No. 4, pp. 1734 - 1739, November 
1997. 
59. C. W. Tayler "Power System Voltage Stability". McGraw-Hill. Inc.. New York, 
USA, 1993. 
60. Y. Jiang ".4ctive and Reactive Power Control for Transmission Systems with Voltage 
Source Converters". Ph. D. rhesis, Royal Institute of Technology. Stockholm. Sweden. 
1997. 
61. C. Schauder, E. Stacey, M. Lund, L. Gyugyi, L. Kovalsky, A. Keri, A. Mehraban, and 
A. Edris "AEP UPFC Project: Installation, Commissioning and Operation of the 
k 160 MVA STATCOM (Phase 1)". IEEE PES Winter Meeting, PE-5 1 5-PWRD-O- 
12- 1997, January 1997. 
62. K. K. Sen, and E. J. Stacey "UPFC - Unified Power Flow Controller: Theory, 
Modeling, and Applications", IEEE PES Winter Meeting, PE-282-PWRD-0- 12- 1997, 
January 1997. 
63. X. Lombard, and P. G. Therond "Control of Unified Power Flow Controller: 
Cornparison of Methods on the Basis of a Deiailed Numerical Model", IEEE PES 
Summer Meeting, 96 SM 5 1 1-6 PWRS, July 1996. 
64. K. R. Padiyar, and A. M. Kulkami "Control Design and Simulation of Unified Power 
Flow Controller". IEEE Tramctions on Power Delivery, Vol. 13, No. 1. pp. 1348 - 
1354. October 1998. 
65. E. Uzmovic, C. Canizares, and J. Reeve "Fundamental Frequency Model of Static 
Synchronous Compensator", Proceedings NAPS, pp. 49 - 54, Laramie, Wyoming, 
October 1997. 
66. Y. Morioka, M. Kato, M. Asada, Y. Mishima, Y. Nakachi. and K. Tokuhara 
"Implementation of Unified Power Flow Controller and Verification for Transmission 
Capability Improvement", IEEE Transactions on Power Systems, Vol. 14. No. 3. pp. 
575-581, May 1999. 
67. J. Bian, D. G. Ramey, R. J. Nelson, and A. Edris "A Smdy of Equipment Sizes and 
Constraints for a Unitied Power Flow Controller", i E E  Transactions on Poiver 
Delivery, Vol. 12, No. 3. pp. 1385 - 139 1, July 1997. 
68. A. Ken, A. Mehraban, X. Lombard, A. Elrichy, and A. Edris "Unified Power Flow 
Controller (UPFC): Modeling and Analysis", IEEE Transactions on Poiver Delivery. 
PE-423-PWRD-0-06-1998. 
69. D. Povh "Modeling of FACTS in Power System Studies". IEEE Power Tech '99 
ConBrence, BPT99-3 1542, August 1999. Budapest, Hungary. 
70. R. H. Park "Two-Reaction Theory of Synchronous Machines - Generalized Method 
of Analysis - Part 1". AlEE Tram.. Vol. 48, pp. 716 - 727. July 1929. 
7 1. H. C. Stanley "An Analysis of the Induction Motor". d IEE Trans.. Vol. 57. pp. 75 1 - 
755. 1938. 
72. P. C. Krause. O. Wasyncmk, S. D. Sudhoff "Analysis of Electric Machinerf*, 
McGrarv-Hill, New York. 1986 
73. D. W. Novotny, and T. A. Lipo "Vector Control and Dynamics of AC Drives", 
O x f r d  University Press, 1996 
74. E. Umovic, C. Canizares, and J. Reeve "Fundamental Frequency Model of Unified 
Power Flow Controller", Proceedings NA PS, pp. 294 - 299, Cleveland, Ohio, 
October 1998. 
75. J. Amlaga "High Voltage Direct Current Transmission". IEE Power Engineering 
Series, Vol. 6,  Peter Peregrines Ltd., 1983. 
76. S. Arabi, and P. Kundur "A Versatile FACTS Device Model for Power Flow and 
Stability Simulations". IEEE Transactions on Power Systems, Winter Meeting, paper 
258-4 P WRS, Baltimore, January 1996. 
77. C. A. Canizares, and Z. T. Faur "Analysis of SVC and TCSC Controllers in Voltage 
Collapse ", IEEE Transactions on Power Systems, paper PE-200-PWRS-0-2- 1998. 
March 1998 
78. T. Convener "Modeling of Power Electronics Equipment (FACTS) in Load Flow and 
Stability Prograrns: A Representation Guide for Power System Planning and 
Analysis", Technicul report. CIGRE TF 38-01 -08, Paris, September 1 998. 
79. P. G. Therond, P. Cholley, D. Daniel. E. Joncquel, L. Lafon. and C. Pomarede 
"FACTS Research and Development Prograrn at EDF". IEE Colloquiirm on FACTS - 
The Key to Increused L'rilization of Power. Digest No. 1 999004. 1 994, pp. 6/ 1 -6/ 1 5 
80. C. A. Canizares. S. Corsi. and M. Pozzi "Modeling and Implementation of TCR and 
VSI Based FACTS Controllers". Technical report, A T- Unita Conrrollo e Regulazione 
No. 99/595, ENEL Ricerca, Areu Transmissione e Dispacciamento. December 1999. 
Available at http://www.power.uwaterloo.ca 
81. R. J. Nelson, J. Bian. and S. L. Williams "Transmission Series Power Flow Control", 
lEEE Transactions on Poiver Delivery, Vol. 10, No. 1 .  pp. 504 - 5 10, January 19%. 
82. H. Yonezawa. M. Tsukada, K. Matsuno, 1. Lyoda, and J. J. Paserba 'Study of a 
STATCOM Application for Voltage Stability Evaiuated by Dynamic PV Curves and 
Time Simulations", IEEE Transactions on Power Systems. Summer Meeting, paper 
0-7803-5938-0/00. Seattle, July 2000. 
83. E. Lerch. D. Povh, R. Witzmann, R. Hlebcar, and R. Mihalic "Simulation and 
Performance Analysis of Unified Power Flow Controller". CIGRE. paper 14-205. 
Paris. August 1994. 
84. J. Bian. T. A. Lemak, R. J. Nelson. and D. G. Rarney "Power Fiow Controller Models 
for Power System Simulations", Power Sysrrm Trchnology. Vol. 19. No. 9. pp. 15 - 
19. September 1995. 
8 5 . 2 .  Huang, Y. Ni, C. M. Shen, F. F. Wu, S. Chen, and B.  Zhang 'Application of 
Unijied Power Flow Controller in Interconnected Power Systems - hfodeling. 
Interface. Conrrol Strategy, and Case Study ", IEEE Transactions on Power S ystems, 
Summer Meeting, paper PE-399-PRS-05-99, Edmonton, July 1999. 
FACTS Flexible AC Transmission System 















Series Synchronous Static Compensator 
Unified Power Flow Controller 
Electromagnetic Transient Program 
Transient Analysis of Control Systems 
Electric Power Research Institute 
Gate-Turn Off Thyristor 
Static Var Compensator 
Pulse Width Modulation 
Sinusoidal Pulse Width Modulation 
Voltage Source Converter 
Current Source Converter 
Transient Network Analyzer 
Tennessee Valley Authority 
American Electric Power 
